Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system
Reexamination Certificate
2006-10-31
2006-10-31
Rodriguez, Paul L. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
C717S104000, C717S106000, C716S030000
Reexamination Certificate
active
07130783
ABSTRACT:
System, methods, and apparatus for verifying microcircuit designs by interleaving between random and formal simulation techniques to identify input traces useful for driving designs under test into sequences of device states. In a method aspect the invention provides process for beginning random simulation of a sequence of states of a microcircuit design by inputting a sequence of random input vectors to a design under test model in order to obtain a sequence of random simulation states; monitoring a simulation coverage progress metric to determine a preference for switching from random simulation to formal methods of simulating states in the design under test; beginning formal simulation of states in the design under test and monitoring a formal coverage progress metric to determine a preference for resuming random simulation of states of said microcircuit design; and resuming random simulation. Preferably the process of interleaving simulation methods continues until an input vector suitable for driving the design under test model into each of a set of previously-identified goal states has been obtained.
REFERENCES:
patent: 4698587 (1987-10-01), Burns et al.
patent: 5600579 (1997-02-01), Steinmetz, Jr.
patent: 5680322 (1997-10-01), Shinoda
patent: 5983182 (1999-11-01), Moore
patent: 6102959 (2000-08-01), Hardin et al.
patent: 6829753 (2004-12-01), Lee et al.
Ho-P.H. et al. “Smart Simulation using Collaborative Formal and Simulation Engines”. IEEE (Nov. 9, 2000). CAD conference.p. 120-126.
Harer-K. Design and Maintenance Specification for CTG Reachability & Control Subsystem. Version 1.0 (Feb. 14, 2000). p. 1-50.
Bertacco-V. et al. “Cycle-based Symbolic Simulation of Gate-level Synchronous Circuits” ACM (1999) p. 1-6.
Harer-K., “Design and Maiintenance Specification for CTG Reachability & Control Subsystems” version 1.0 Feb. 14, 2000 p. 1-50.
Devadas, S., et al., “Design Verification and Reachability Analysis Using Algebraic Manipulation,” Proc. of IEEE Inter. Conference on Computer Design: VLSI in Computers & Processors, Cambridge, MA, Oct. 14-16, 1991, pp. 250-258.
Hopcroft, J., and Pansiot, J.-J., “On the Reachability Problem for 5-Dimensional Vector Addition Systems,” Theoretical Computer Science, No. 8, 1979, pp. 135-159.
Cho, H., et al., “A Structural Approach to State Space Decomposition for Approximate Reachability Analysis”, IEEE International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, MA, Oct. 10-12, 1994, pp. 236-239.
M. Kantrowitz and L. Noack. I'm Done Simulating; Now what? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha microprocessor. Proceedings of 33rd DAC, 1996. pp. 325-330.
Damiano Robert F
Harer Kevin M.
Ho Pei-Hsin
Kaplan Jonathan T.
Rodriguez Paul L.
Stevens Tom
Synopsys Inc.
LandOfFree
Simulation-based functional verification of microcircuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simulation-based functional verification of microcircuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulation-based functional verification of microcircuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3628384