Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Software program
Reexamination Certificate
2007-11-27
2007-11-27
Thangavelu, K. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Software program
C716S030000, C716S030000, C716S030000, C712S218000, C712S239000, C712S225000
Reexamination Certificate
active
10730120
ABSTRACT:
A simulation apparatus for simulating a pipeline processor including a pipeline simulation unit and an instruction simulation unit. The simulation apparatus includes a pipeline simulation unit is operable to simulate a group of instructions comprising a plurality of instructions to be executed simultaneously. The instruction simulation unit is operable to simulate a sequential execution, of the group of instructions on an instruction-by-instruction basis, based on the simulation result performed by the pipeline simulation unit. The instruction simulation unit generates the simulation result by undoing the simulation where an instruction included in the group of instructions that has just been simulated by the pipeline simulation unit.
REFERENCES:
patent: 6199152 (2001-03-01), Kelly et al.
patent: 6397324 (2002-05-01), Barry et al.
patent: 6681280 (2004-01-01), Miyake et al.
patent: 6826522 (2004-11-01), Moller et al.
patent: 6871298 (2005-03-01), Cavanaugh et al.
patent: 7051309 (2006-05-01), Crosetto
patent: 2001/0025363 (2001-09-01), Ussery et al.
patent: 2002/0124155 (2002-09-01), Sami et al.
patent: 2002/0133784 (2002-09-01), Gupta et al.
patent: 2003/0188299 (2003-10-01), Broughton et al.
patent: 2003/0204819 (2003-10-01), Matsumoto et al.
patent: 2004/0025073 (2004-02-01), Soufi et al.
patent: 2004/0068701 (2004-04-01), Chang et al.
patent: 2004/0078674 (2004-04-01), Raimi et al.
patent: 2004/0172524 (2004-09-01), Hoogerbrugge
patent: 8-272612 (1996-10-01), None
patent: 11-065845 (1999-03-01), None
Sami et al., “An instruction level engery model for embedded VLIW architectures” IEEE, Sep. 2002.
Jee et al., “Performance evaluation for a compressed VLIW processor”, ACM, Mar. 2002.
Jouppi et al., “Avaliable instruction level parallelism for superscalar and superpipelined machines”, ACM 1989.
Matsushita Electric - Industrial Co., Ltd.
Thangavelu K.
Winderoth, Lind & Ponack, L.L.P.
LandOfFree
Simulation apparatus, method and program does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simulation apparatus, method and program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulation apparatus, method and program will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3818602