Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2005-02-22
2005-02-22
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S776000, C257S778000, C438S126000, C438S598000, C716S030000
Reexamination Certificate
active
06858935
ABSTRACT:
An integrated circuit has a metal layer that includes conductors to provide interconnectivity for components of the integrated circuit chip. The metal layer is divided into at least two sections, such that a first section has a preferred direction and the second section has a preferred wiring direction that is different from the first preferred direction. The first and second preferred directions on a single metal layer may consist of any direction. The metal layer may be divided into more than two sections, wherein each section has a preferred wiring direction. Wiring geometries for multi-level metal layers are also disclosed.
REFERENCES:
patent: 4782193 (1988-11-01), Linsker
patent: 4855253 (1989-08-01), Weber
patent: 5541005 (1996-07-01), Bezama et al.
patent: 5635736 (1997-06-01), Funaki et al.
patent: 5637920 (1997-06-01), Loo
patent: 5640327 (1997-06-01), Ting
patent: 5646830 (1997-07-01), Nagano
patent: 5650653 (1997-07-01), Rostoker et al.
patent: 5689433 (1997-11-01), Edwards
patent: 5723908 (1998-03-01), Fuchida et al.
patent: 5784289 (1998-07-01), Wang
patent: 5801385 (1998-09-01), Endo et al.
patent: 5811863 (1998-09-01), Rostoker et al.
patent: 5822214 (1998-10-01), Rostoker et al.
patent: 5880969 (1999-03-01), Hama et al.
patent: 5889329 (1999-03-01), Rostoker et al.
patent: 5980093 (1999-11-01), Jones et al.
patent: 6111756 (2000-08-01), Moresco
patent: 6152193 (2000-11-01), Klamm
patent: 6260183 (2001-07-01), Raspopovic et al.
patent: 6262487 (2001-07-01), Igarashi et al.
patent: 6263475 (2001-07-01), Toyonaga et al.
patent: 6301686 (2001-10-01), Kikuchi et al.
patent: 6307256 (2001-10-01), Chiang et al.
patent: 6316838 (2001-11-01), Ozawa et al.
patent: 6324674 (2001-11-01), Andreev et al.
patent: 6338985 (2002-01-01), Greenwood
patent: 6412097 (2002-06-01), Kikuchi et al.
patent: 6448591 (2002-09-01), Juengling
patent: 6516455 (2003-02-01), Teig et al.
patent: 6645842 (2003-11-01), Igarashi et al.
patent: 20010009031 (2001-07-01), Nitta et al.
patent: 20020069397 (2002-06-01), Teig et al.
patent: 20030025205 (2003-02-01), Shively
patent: 04-000677 (1992-01-01), None
patent: 2000-082743 (2000-03-01), None
“Merriam-Webster's Collegiate Dictionary”, Tenth Edition, Merriam-Webster Incorporated, Springfield, Massachusetts, U.S.A.*
Chen et al., Optimal Algorithms for Bubble Sort Based Non-Manhattan Channel Routing, May 1994, Computer-Aided Design on Integrated Circuits and Systems, IEEE Transactions Volume: 13 Issues, pp. 603-609.
Chen, H. et al., Physical Planning of On-Chip Interconnect Architectures, 2002, IEEE, International Conference, pp. 30-35.
Cong J. et al., DUNE—A Multilayer Gridless Routing System, May 2001, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systmes, vol. 20, iss. 5, pp. 633-647.
Dion J. et al., Contour: A Tile-based Gridless Router, Mar. 1995, Digital Western Research Laboratory, research Report 95/3, pp. 1-22.
Morton, P. B. et al., An Efficient Sequential Quadratic Programming Formulation of Optimal Wire Spacing for Cross-Talk Noise Avoidance Routing, UCSC-CRL-99-05, Mar. 10, 1999.
NN71091316, Use of Relatively Diagonal And Rectangular Wiring Planes n Multilayer Packages, Sep. 1971, IBM Technical Disclosure Bulletin, vol. No. 14, Issue No. 4, pp. 1316-1317.
Royle, J. et al., Geometric Compaction in One Dimension for Channel Routing, 24thACM/IEEE Design Automation Conference, 1987, pp. 140-145.
Schiele, W. et al., A Gridless Router for Industrial Design Rule, 27thACM-IEEE Design Automation Conference, pp. 628-631, 1990.
Tseng H. et al., A Gridless Multilayer Router for Standard Cell Circuits Using CTM Cells, Oct. 1999, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, iss. 10, pp. 1462-1479.
Fujimura Akira
Overhauser David
Teig Steven
Cadence Design Systems Inc.
Nelms David
Nguyen Dao H.
Stattler Johansen & Adeli LLP
LandOfFree
Simulating euclidean wiring directions using manhattan and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simulating euclidean wiring directions using manhattan and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulating euclidean wiring directions using manhattan and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3496482