Simulated circuit node initializing and monitoring

Details Simulated circuit node initializing and monitoring Simulated circuit node initializing and monitoring

2006-03-14

2006-03-14

Rodriguez, Paul L. (Department: 2123)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Circuit simulation

C703S020000, C716S030000

Reexamination Certificate

active

07013252

ABSTRACT:
An initial condition (IC) behavior module is described for use in a hardware definition language simulation system which operates in two phases. In the first phase, the IC module sets an initial logic condition onto a user-selected node which is to be monitored. The IC module will release the initial condition and then test the node value to determine if the simulation system is able to resolve the node. Alternatively, the IC module may release the node if a user-defined IC time period passes. In the second phase, the IC module monitors the node and reports an error message if the simulated node value becomes unacceptable.

REFERENCES:
patent: 5437037 (1995-07-01), Furuichi
patent: 5546562 (1996-08-01), Patel
patent: 5680332 (1997-10-01), Raimi et al.
patent: 5732247 (1998-03-01), Dearth et al.
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 5946472 (1999-08-01), Graves et al.
patent: 5980096 (1999-11-01), Thalhammer-Reyero
patent: 5991523 (1999-11-01), Williams et al.
patent: 6006022 (1999-12-01), Rhim et al.
patent: 6006166 (1999-12-01), Meyer
patent: 6009256 (1999-12-01), Tseng et al.
patent: 6026230 (2000-02-01), Lin et al.
patent: 6090149 (2000-07-01), Nair et al.
patent: 6175946 (2001-01-01), Ly et al.
patent: 6285975 (2001-09-01), Nair et al.
patent: 6421808 (2002-07-01), McGeer et al.
patent: 6542860 (2003-04-01), McBride
IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std—logic—1164). Copyright 1993.
Mueller, Martin. “Chronology TimingDesigner V1.2”, Printed Circuit Design, San Francisco, CA. Jan. 1993.
Tzartzanis, Nestoras. “Verilog for Behavioral Modeling”. Feb. 3, 1998. Reprinted from www-scf.usc.edu/˜ee577/tutorial/verilog/verilog—lec.pdf.
Silicon Integration Initiative, Inc. “Electronic Component Information eXchange (ECIX)—Timing Diagram Markup Language (TDML) Sample Instances”. May 18, 1999.
De Micheli, Giovanni. “Synthesis and Optimization of Digital Circuits”, pp. 104-106. Copyright 1994.
Ralston, A. and Meek, C. “Encyclopedia of Computer Science”. Pp. 182-183, and 943. Copyright 1976.
McDermott, Robert. “Transmission Gate Modeling in an Existing Three-Value Simulator”. 19th IEEE Design Automation Conference. 1982.
IEEE Std 1364-1995. IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language Copyright 1995. pp. i-ix, and Sections 1,3,6,7,9,12,14,18,19,22,Index.
IEEE Std. 1164-1993. IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std—logic—1164). (c) 1993.
Smith, D. J. “VHDL & Verilog Compared & Contrasted—Plus Modeled Example Written in VHDL, Verilog and C.” Proc. 33rd Design Automation Conf. Jun. 3-7, 1996. pp. 771-776.
Berman, V. “Standard Verilog-VHDL Interoperability.” Proc. VHDL Int'l Users Forum. May 1-4, 1994. pp. 142-149.
QuickLogic QuickNote #61 “Initializing Flip-flops in QuickWorks Simulations”. Last Updated: Mar. 19, 1998.
Maginot, S. “Evaluation Criteria of HDLs: VHDL Compared to Verilog, UDL/I, and M”. Proc. EURO-DAC '92. Sep. 1992. pp. 746-751.
Pillage, L.T. et. al. “Asymptotic Waveform Evaluation for Circuits Containing Floating Nodes.” IEEE Int'l Symposium on CIrcuits and Systems. May 1-3, 1990. vol. 1, pp. 613-616.
Lai, F.S. et al. “Differential Cascode Voltage Switch with the PASS-Gate (DCVSPG) Logic Tree for High-PErformance CMOS Didital Systems.” Proc. of Technical Papers, 1993 Int'l Symposium on VLSI Technology, Systems and Apps. May 12-14, 1993. pp. 358-362.

Affiliated with

Also associated with

Rating

Simulated circuit node initializing and monitoring does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simulated circuit node initializing and monitoring, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulated circuit node initializing and monitoring will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3526736