Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2003-10-31
2009-02-03
Rodriguez, Paul L (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S015000, C715S771000, C715S853000
Reexamination Certificate
active
07487076
ABSTRACT:
In a graphical modeling environment, bus signals, which group a plurality of signals together for simplifying a model, include a partial or complete physical definition. Models are simplified by passing bus signals through graphical objects representing functional entities, without degrouping the bus signal. During simulation of the model, code can be generated for the bus signal having a complete definition independent of other components of the graphical model.
REFERENCES:
patent: 6163763 (2000-12-01), Cox et al.
patent: 6411923 (2002-06-01), Stewart et al.
patent: 6470482 (2002-10-01), Rostoker et al.
patent: 6883147 (2005-04-01), Ballagh et al.
patent: 7167817 (2007-01-01), Mosterman et al.
The Mathworks, “Simulink Model-Based and System-Based Design, Using Simulink”, Jun. 2001, The Mathworks, Version 4, pp. i-xvi, 1-1, to 1-10, 9-66 to 9-67.
William Milam and Alongkrit Chutinan; “SmartVehicle Challenge Problems”; Jan. 2001; Ford Motor Company, General Motors Corporation, Motorola Automotive and Industrial Electronics Group; pp. 1-10.
Drongowski, et al. “A Graphical Hardware Design Language.”Proceedings of the Design Automation Conference, Jun. 12, 1988, paper 9.2, pp. 108-114.
Lavagno, et al. “A Simulink ©-based Approach to System Level Design and Architecture Selection.”Proceedings of the Euromicro Conference,, Sep. 5, 2000, pp. 76-83.
May, P. “A Flexible VHDL Test Bench Architecture.” Military Communications Conference,IEEESan Diego, CA, Oct. 11, 1992, pp. 979-985.
Molson, P. “Accelerating Intellectual Property Design Flow Using Simulink® for System on a Programmable Chip.”Conference Record of the 35thAsilomar Conference on Signals, Systems&Computers, Nov. 4, 2001, pp. 454-457.
Mrad, et al. “Real-Time Control of Free-Standing Cart-Mounted Inverted Pendulum Using LabView RT.” Proceedings of World Congress on Industrial Applications of Electrical Energy and 35thIEEE-IAS Annual Meeting, Oct. 8, 2000, pp. 1291-1298.
Skahill, K. “Entities and Architectures.”VHDL for Programmable Logic.Cypress Semiconductor, Addison Wesley, Menlo Park, CA, 1996, pp. 105-158.
Skelly, et al. “A LabVIEW Approach to Instrumentation for the TFTR Bumper Limiter Alignment Project.”Proceedings of the IEEE/NPSS Symposium on Fusion Engineering, Sep. 30, 1991, pp. 765-768.
Drongowski, Paul J., et al., “A graphical hardware design language,” Proceedings of the Design Automation Conference, Anaheim, Jun. 12-15, 1988, Proceedings of the Design Automation Conference (DAC),New York, IEEE, US, vol. Conf. 25, Jun. 12, 1988, pp. 108-114.
Lavagno, L., et al., “A Simulink©-based Approach to System Level Design and Architecture Selection,” Euromicro Conference, 2000. Proceedings of the 26th Sep. 5-7, 2000, Los Alamitos, CA, USA,IEEE Comput. Soc., US, vol. 1, Sep. 5, 2000, pp. 76-83.
May, Phil, “A Flexible VHDL Test Bench Architecture,” Military Communications Conference, 1992. MILCOM '92, Conference Record. Communications—Fusing Command, Control and Intelligence, IEEE, San Diego, CA, USA, Oct. 1992, New York, USA,IEEE, US, Oct. 11, 1992, pp. 979-958.
Molson, Philippe, et al., “Accelerating intellectual property design flow using Simulink® for system on a programmable chip,” Conference Record of the 35th Asilomar Conference on Signals, Systems & Computers, Pacific Grove, CA, Nov. 4-7, 2001, Asilomar Conference on Signals, Systems and Computers, New York, NY:EEE, US, vol. 1 of 2, Conf. 35, Nov. 4, 2001, pp. 454 -457.
Mrad, Fouad, et al., “Real-Time Control of Free-Standing Cart-mounted Inverted Pendulum using LabVIEW RT,”Proceedings of World Congress on Industrial Applications of Electrical Energy and 35th IEEE-IAS Annual Meeting, vol. 2, Oct. 8, 2000, pp. 1291-1298.
Skahill, Kevin, “VHDL for Programmable Logic—Chapter 3, Entities and Architectures,”Cypress Semiconductor, Addison, Wesley, Menlo Park, CA, USA, pp. 105-158 (1996).
Skelly, G.N., et al., “A LabVIEW Approach to Instrumentation for the TFTR Bumper Limiter Alignment Project,” Proceedings of the IEEE/NPSS Symposium on Fusion Engineering, San Diego, Sep. 30-Oct. 3, 1991, New York,IEEE, US, vol. 2 Symp 14, Sep. 30, 1991, pp. 765-768.
International Search Report Application No. PCT/US2004/034904, dated Nov. 11, 2005.
Englehart Matthew
Szpak Peter
Canning Kevin J.
Lahive & Cockfield LLP
Proctor Jason
Rodriguez Paul L
The MathWorks, Inc.
LandOfFree
Simplified data signal support for diagramming environment... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simplified data signal support for diagramming environment..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simplified data signal support for diagramming environment... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4135170