Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2010-03-30
2011-10-11
Tra, Quan (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S161000
Reexamination Certificate
active
08035434
ABSTRACT:
A biasing circuit for biasing differential delay elements is provided. The circuit is a feedback-free circuit consisting of a CMOS output stage having a P-type transistor and an N-type transistor, with a diode connected transistor between the P-type transistor and the N-type transistor, the output stage receiving the control voltage as input, and producing the Vnbiasbetween the P-type transistor and the diode connected transistor. The circuit is simpler than conventional biasing circuits that employ feedback and operational amplifiers.
REFERENCES:
patent: 4857763 (1989-08-01), Sakurai et al.
patent: 4959563 (1990-09-01), Schenck
patent: 5293082 (1994-03-01), Bathaee
patent: 5378943 (1995-01-01), Dennard
patent: 5397935 (1995-03-01), Nitta
patent: 5561382 (1996-10-01), Ueda et al.
patent: 5942940 (1999-08-01), Dreps et al.
patent: 5973524 (1999-10-01), Martin
patent: 5999017 (1999-12-01), Irwin
patent: 6249164 (2001-06-01), Cranford, Jr. et al.
patent: 6605997 (2003-08-01), Hanson et al.
patent: 6621314 (2003-09-01), Krishnamurty
patent: 7233201 (2007-06-01), King et al.
patent: 7279949 (2007-10-01), Dreps et al.
patent: 2006/0176096 (2006-08-01), Dreps et al.
patent: 2007/0063687 (2007-03-01), Zhou et al.
Seok-Woo Choi, Hong-June Park, “A PVT-insensitive CMOS putput driver with constant slew rate”, Proceedings of 2004 IEEE Asia-Pacific Conference Advanced System Integrated Circuits (Aug. 4-5, 2004), pp. 116-119. ISBN: 0-7803-8637-X, INSPEC Accession No. 8083097.
Maneatis, John G.; Low-Jitter and Process-Independent DLL and PLL Based on Self-Biased Techniques; ISSCC96/Session 8/Digital Clocks and Latches/Paper FA8.1; Feb. 9, 1996; pp. 130-132.
Maneatis, John G.; et al.; Self-Biased High-Bandwidth Low-Jitter 1-TO-4096 Multiplier Clock Generator PLL; IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003, pp. 1795-1803.
Golbus, Jason; Design of a 160 Mw, 1 Gigabit/Second, Serial I/O Link, Nov. 17, 1998, pp. 1-55.
MOSAID Technologies Incorporated
Tra Quan
LandOfFree
Simplified bias circuitry for differential buffer stage with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simplified bias circuitry for differential buffer stage with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simplified bias circuitry for differential buffer stage with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4274672