Pulse or digital communications – Bandwidth reduction or expansion – Television or motion video signal
Reexamination Certificate
1997-09-12
2001-02-13
Britton, Howard (Department: 2713)
Pulse or digital communications
Bandwidth reduction or expansion
Television or motion video signal
C348S416100
Reexamination Certificate
active
06188727
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a simplicity HDTV video decoder and its decoding method and, more particularly, to a simplicity HDTV video decoder and its decoding method by which a parallel decoding can be achieved respectively for luminance and color signals.
2. Discussion of Related Art
In American HDTV regulations, what are termed GA (Grand Alliance) HDTV system, the image compression and multiplex techniques are based on the MPEG-2 (Moving Picture Experts Group-2) regulations.
Various video formats are included; sequential scanning of 24 Hz and 30 Hz and interlaced scanning of 60 Hz with 1920×1080 pixels, and sequential scanning of 24 Hz, 30 Hz and 60 Hz with 1280×720 pixels. Theses video formats are based on the MPEG-2 regulations, and require large memories to realize a complete HDTV decoder.
As for a general HDTV receiver, human eyes do not sense a deterioration in the resolution even when the horizontal resolution of an image is reduced by half on a monitor which is less than 50 inches in size.
For that reason, a simplicity HDTV video decoder can be realized by reducing the horizontal video resolution and decreasing its memories.
FIG. 1
is a block diagram of a general HDTV video decoder. Referring to
FIG. 1
, the HDTV video decoder comprises: a VLD (Variable Length Decoder) portion
11
for variable-length-decoding an input HDTV bit stream and dividing it into a motion vector, a luminance signal and a color difference signal; a reverse quantizing portion
12
for reverse-quantizing the count number transferred from the VLD portion
11
; an IDCT (Inverse Discrete Cosine Transform) portion
13
for reverse-discrete-cosine-transforming the reverse-quantized count number, received from the reverse quantizing portion
12
, in the unit of 8×8 blocks; an adding portion
14
for combining an image signal transferred from the IDCT portion
13
and a motion-compensated image signal; a first frame memory
15
of 3 Mb for converting the image signal transferred from the adding portion
14
in the unit of frames; a slice buffer
16
for generating the image signal transferred from the first frame memory
15
in the unit of lines; a second frame memory
17
for converting the image signal transferred from the adding portion
14
in the unit of frames; and a motion compensating portion
18
for motion-compensating the image signal transferred from the second frame memory
17
according to a motion vector from the VLD portion
11
, transmitting it to the adding portion
14
.
The divided motion vector is transferred into the motion-compensating portion
18
, and the quantized value and the count number are fed into the reverse quantizing portion
12
.
The reverse quantizing portion
12
reverse-quantizes the count number, received from the VLD portion
11
, according to the quantized value. The reverse-quantized count number is restored to the image signal through an IDCT conversion in units of 8×8 blocks, and transferred into the adding portion
14
.
The adding portion
14
combines the image signal transferred from the IDCT portion
13
and a signal pre-estimated by the second frame memory
17
through a motion compensation to restore the image signal into a complete image, generating it to the first frame memory
15
.
The first frame memory
15
converts the image signal transferred from the IDCT portion
13
in the unit of frames and transmits the output to the slice buffer
16
, which converts the image signal from the first frame memory
15
in the unit of lines.
The image signal generated by the adding portion
14
is converted by the second frame memory
17
of 6 Mb in the unit of frames. The motion compensating portion
18
compensates the image signal received from the second frame memory
17
according to the motion vector generated from the VLD portion
11
, generating it to the adding portion
14
.
Since the HDTV video decoder of the prior art decodes many pixels on one screen with an 8×8 IDCT, the data to be processed is large in size and requires larger logic circuits and memories.
SUMMARY OF THE INVENTION
Accordingly, the present invention is directed to a simplicity HDTV video decoder and its decoding method that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
An object of the present invention is to provide a simplicity HDTV video decoder and its decoding method by which decoder constructions and accumulated errors in a motion compensation can be minimized.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, a simplicity HDTV video decoder includes: a variable length decoder portion for variable-length-decoding an input image signal and dividing it into a motion vector, a luminance signal and a color difference signal in parallel; a luminance signal processing portion for decoding the luminance component of an image by using the luminance signal and the motion vector that are separated; and a color difference signal processing portion for decoding the color difference component of the image by using the color difference signal and the motion vector that are separated.
A simplicity HDTV video decoding method includes the steps of: variable-length-decoding an input image signal, and dividing it into a luminance signal, a color difference signal and a motion vector; reverse-quantizing each of the luminance and color difference signals received, and reverse-converting it to be half in horizontal size; and storing each of the reverse-converted luminance and color difference signals in the unit of frames, and motion-compensating it by using the motion vector.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
REFERENCES:
patent: 4943847 (1990-07-01), Katznelson
patent: 5027206 (1991-06-01), Vreeswijk et al.
patent: 5093720 (1992-03-01), Krause et al.
patent: 5109271 (1992-04-01), Borgers et al.
patent: 5485279 (1996-01-01), Yonemitsu et al.
patent: 5544263 (1996-08-01), Iwamura
patent: 5659365 (1997-08-01), Wilkinson
patent: 5703646 (1997-12-01), Oda
Britton Howard
Diep Nhon T
LG Electronics Inc.
LandOfFree
Simplicity HDTV video decoder and its decoding method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Simplicity HDTV video decoder and its decoding method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simplicity HDTV video decoder and its decoding method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2609334