Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Patent
1995-07-19
2000-11-14
Donaghue, Larry D.
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
712 12, 712 16, 712 20, G06F 1500
Patent
active
RE0369543
ABSTRACT:
In a parallel computer system using a SIMD method constituted by a controller and a plurality of processor elements, each of the processor elements has a storage unit to store data to be processed, the controller controls operation of the processor elements, and the parallel computer system performs processing of the data based on a calculation control signal transmitted from the controller. The parallel computer system further a data collection unit connected between the processor elements and the controller for receiving output data from the processor elements, performing a predetermined calculation, and outputting calculated data to the controller; and a calculation control unit connected between the data collection unit and the controller for transmitting the calculation control signal from the controller to the data calculation unit to make it possible to perform the predetermined calculation in the data collection circuit.
REFERENCES:
patent: 4304002 (1981-12-01), Hunt
patent: 4541048 (1985-09-01), Propster et al.
patent: 4574345 (1986-03-01), Konesky
patent: 4621339 (1986-11-01), Wagner et al.
patent: 4775952 (1988-10-01), Danielsson et al.
patent: 4876641 (1989-10-01), Cowley
patent: 4888721 (1989-12-01), Kondoh et al.
patent: 4905143 (1990-02-01), Takahashi
patent: 4908751 (1990-03-01), Smith
patent: 4922418 (1990-05-01), Dolecek
patent: 4939642 (1990-07-01), Blank
patent: 5088048 (1992-02-01), Dixon et al.
patent: 5129092 (1992-07-01), Wilson
patent: 5276895 (1994-01-01), Grondaliski
Mini-Micro Conference Record Aug.-Nov. 11, 1983, pp. 1-8, C. E. McDowell.
"Architecture & Applications of the Connection Machine" Lewis W. Tucker & George G. Robertson, 1988.
European Search Report conducted at The Hague by Examiner Blionas S. and completed Oct. 31, 1990.
Kawamura Kaoru
Miwatari Hideki
Shibuya Toshiyuki
Shindo Tatsuya
Umeda Masanobu
Donaghue Larry D.
Fujitsu Ltd.
LandOfFree
SIMD system having logic units arranged in stages of tree struct does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SIMD system having logic units arranged in stages of tree struct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SIMD system having logic units arranged in stages of tree struct will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2052414