Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing
Reexamination Certificate
2005-02-24
2009-02-24
Kang, Paul (Department: 2144)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
C710S308000, C710S022000, C712S022000, C712S225000, C711S154000
Reexamination Certificate
active
07496673
ABSTRACT:
A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network.
REFERENCES:
patent: 5056000 (1991-10-01), Chang
patent: 5819065 (1998-10-01), Chilton et al.
patent: 5961628 (1999-10-01), Nguyen et al.
patent: 6308252 (2001-10-01), Agarwal et al.
patent: 6349318 (2002-02-01), Vanstone et al.
patent: 6401190 (2002-06-01), Nishioka et al.
patent: 6415353 (2002-07-01), Leung
patent: 6631439 (2003-10-01), Saulsbury et al.
patent: 6988181 (2006-01-01), Saulsbury et al.
patent: 7020763 (2006-03-01), Saulsbury et al.
patent: 7080234 (2006-07-01), Saulsbury et al.
patent: 2001/0003834 (2001-06-01), Shimonishi
patent: 2002/0135582 (2002-09-01), Suzuoki et al.
patent: 2002/0138637 (2002-09-01), Suzuoki et al.
patent: 2002/0138707 (2002-09-01), Suzuoki et al.
patent: 2006/0092957 (2006-05-01), Yamazaki
patent: 2006/0179277 (2006-08-01), Flachs et al.
Gschwind Michael Karl
Hofstee Harm Peter
Hopkins Martin E.
Kahle James Allan
Bengzon Greg
International Business Machines - Corporation
Kang Paul
Talpis Matthew B.
Van Leeuwen & Van Leeuwen
LandOfFree
SIMD-RISC microprocessor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SIMD-RISC microprocessor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SIMD-RISC microprocessor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4098351