Metal treatment – Barrier layer stock material – p-n type – Having at least three contiguous layers of semiconductive...
Reexamination Certificate
2005-02-22
2005-02-22
Chaudhari, Chandra (Department: 2813)
Metal treatment
Barrier layer stock material, p-n type
Having at least three contiguous layers of semiconductive...
C438S476000
Reexamination Certificate
active
06858094
ABSTRACT:
The present invention provides a silicon wafer having a DZ layer near a surface and an oxide precipitate layer in a bulk portion, wherein interstitial oxygen concentrations of the DZ layer, the oxide precipitate layer and a transition region between the DZ layer and the oxide precipitate layer are all 8 ppma or less, and an epitaxial silicon wafer, wherein an epitaxial layer is formed on a surface of the silicon wafer, as well as a method for producing a silicon wafer, which comprises growing a silicon single crystal ingot having an initial interstitial oxygen concentration of 10 to 25 ppma by the Czochralski method, processing the silicon single crystal ingot into a wafer, and subjecting the wafer to a first heat treatment at 950 to 1050° C. for 2 to 5 hours, a second heat treatment at 450 to 550° C. for 4 to 10 hours, a third heat treatment at 750 to 850° C. for 2 to 8 hours, and a fourth heat treatment at 950 to 1100° C. for 8 to 24 hours. Thus, there is provided a method for producing a silicon wafer of which high resistivity can surely be maintained even when the wafer is subjected to a heat treatment for device production.
REFERENCES:
patent: 5110404 (1992-05-01), Fusegawa et al.
patent: 5286658 (1994-02-01), Shirakawa et al.
patent: 5961713 (1999-10-01), Wijaranakula
patent: 6197606 (2001-03-01), Polignano et al.
patent: 58-056344 (1983-04-01), None
patent: 62-202528 (1987-09-01), None
patent: 63-090141 (1988-04-01), None
patent: 02-263792 (1990-10-01), None
patent: 03-185831 (1991-08-01), None
patent: 04-069937 (1992-03-01), None
patent: 05-058788 (1993-03-01), None
patent: 05-102167 (1993-04-01), None
patent: 06-310517 (1994-11-01), None
patent: 08-298233 (1996-11-01), None
patent: WO 0055397 (2000-09-01), None
Hayamizu Yoshinori
Qu Wei Feig
Takeno Hiroshi
Chaudhari Chandra
Hogan & Hartson LLP
Shin-Etsu Handotai & Co., Ltd.
LandOfFree
Silicon wafer and silicon epitaxial wafer and production... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon wafer and silicon epitaxial wafer and production..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon wafer and silicon epitaxial wafer and production... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3479011