Chemistry of inorganic compounds – Silicon or compound thereof – Oxygen containing
Reexamination Certificate
2001-11-23
2003-10-14
Hiteshew, Felisa (Department: 1765)
Chemistry of inorganic compounds
Silicon or compound thereof
Oxygen containing
C117S013000, C117S019000, C117S020000
Reexamination Certificate
active
06632411
ABSTRACT:
TECHNICAL FIELD
The present invention relates to a high quality silicon wafer used as a substrate of semiconductor devices such as memories, a single crystal for producing the same and a method for producing a single crystal.
BACKGROUND ART
An example of silicon single crystal pulling apparatus based on the Czochralski method (CZ method) is shown in FIG.
6
. This silicon single crystal pulling apparatus comprises a quartz crucible
5
filled with silicon melt
4
, a graphite crucible
6
that protects the quartz crucible
5
, a heater
7
that is disposed so as to surround the crucibles
5
and
6
, and a heat insulating material
8
, which are disposed in a main chamber
1
, and a pulling chamber
2
for accommodating and taking out a grown single crystal
3
is continuously provided on the main chamber
1
To grow the single crystal
3
by using such a production apparatus, a seed crystal is immersed into the silicon melt
4
in the quartz crucible
5
, and then, after necking, carefully pulled with rotation to grow the rod-like single crystal
3
. The crucibles
5
and
6
can be moved upwardly or downwardly along the crystal growth axis, and the crucibles are elevated so as to compensate the depression of liquid surface of the melt decreased due to crystallization during the crystal growth, thereby maintaining the height of the melt surface to be constant. Further, into the main chamber
1
, an inert gas such as argon gas is introduced from a gas inlet
10
provided at an upper part of the pulling chamber
2
, passed through a space between the single crystal
3
under pulling and a gas flow guide cylinder
11
and a space between a lower portion of a heat shielding member
12
and the melt surface, and then discharged from a gas outlet
9
.
A large amount of silicon single crystals produced by the aforementioned CZ method are used for semiconductor devices. On the other hand, with use of higher integration degree of semiconductor devices, the devices increasingly become finer, and a size of 0.13 to 0.18 &mgr;m is used as a design rule in the latest devices. The use of such finer devices as described above makes the demand for quality of silicon single crystals severer, and the size of crystal defects causing problems also become smaller. If the defect size is smaller than the design rule, a defect will not exist over a plurality of devices, and therefore a device isolation can be surely performed. Moreover, since smaller defects are more likely to be eliminated during the device production process, and therefore less adversely affect on the devices. The size of crystal defect observed as COP (Crystal Originated Particle, defect originated in crystal and observed as a particle after SC1 cleaning) causing problems is currently considered 0.12 &mgr;m or more. Therefore, it has become important to reduce defects having a size of 0.1 &mgr;m or more as much as possible.
For the reference of the explanation of those defects, there will be given first general knowledge of factors determining densities of defects introduced into silicon single crystals, a void type point defect called vacancy (occasionally abbreviated as V hereinafter), and an interstitial type silicon point defect called interstitial silicon (occasionally abbreviated as I hereinafter).
In a silicon single crystal, a V-region means a region of which F/G is larger than that of a region suffering from the generation of OSFs and which contains many vacancies, i.e., depressions, pits and so forth generated due to lack of silicon atoms, and an I-region means a region containing many dislocations and aggregations of excessive silicon atoms generated due to the presence of excessive amount of silicon atoms. Between the V-region and the I-region, there should be a neutral region (occasionally abbreviated as N-region hereinafter) with no (or little) shortage or no (or little) surplus of the atoms. It has become clear that grown-in defects (FPD, LSTD, COP etc.) should be generated strictly only with supersaturated V or I, and they would not be present as defects even though there is little unevenness of atoms so long as V or I is not saturated.
It is known that the densities of these two kinds of point defects are determined by the relationship between the crystal pulling rate (growing rate) and the temperature gradient G in the vicinity of the solid-liquid interface in the crystal in the CZ method. Further, it has been confirmed that defects distributed in a ring shape called OSF (Oxidation Induced Stacking Fault) are present in the N-region between the V-region and the I-region.
Those defects generated during the crystal growth are categorized as follows. For example, when the growth rate is relatively high, i.e., around 0.6 mm/min or higher, grown-in defects considered to be originated from voids, i.e., aggregations of void-type point defects, such as FPD, LSTD and COP are distributed over the entire plane of the crystal along the radial direction at a high density and degrade the oxide film characteristics. A region containing such defects is called V-rich region. When the growth rate is 0.6 mm/min or lower, Interstitial becomes dominant and the aforementioned OSF ring is initially generated at the circumferential part of the crystal with the decrease of the growth rate, and L/D (large dislocations, also called interstitial dislocation loop, which includes LSEPD, LFPD and so forth), which are considered to be originated from dislocation loops, are present outside the ring at a low density and cause serious failure such as leakage. A region containing such defects is called I-rich region. When the growth rate is further lowered to around 0.4 mm/min, the OSF ring shrinks toward the center of wafer and disappears, and thus the entire plane becomes the I-rich region.
As a method for producing a single crystal that can provide good defect characteristics, there is, for example, a technique disclosed in Japanese Patent Laid-open (Kokai) Publication No. 8-330316, in which incorporation of point defects is controlled. While a crystal is generally grown with growth conditions that make the V-rich region dominant, it is grown in the N-region that is an intermediate region in which the either kind of the point defects is not dominant in the disclosed technique mentioned above. It is said that a crystal free from COPs and so forth can be produced according to this method.
However, the crystal growth rate becomes 0.5 mm/min or less, which is markedly lower than a rate of about 1 mm/min used for usual crystals. Thus, the productivity is degraded and the cost will become higher. Further, the N-region suffers from a drawback that it is likely to cause non-uniform oxygen precipitation.
Meanwhile, Japanese Patent Laid-open Publication No. 11-116391 discloses a method that does not elicit the incorporated void-type point defects by preventing them from growing to a large size. In this technique, it is attempted to decrease COP defects by shortening the period of passing a temperature region of 1150° C. to 1080° C., in which the point defects considered to agglomerate and grow into COPs. However, it is not considered that the defects are sufficiently reduced by this disclosed technique, since there remain about 10 count/cm
2
or less of particles having a size of 0.10 &mgr;m or more.
DISCLOSURE OF THE INVENTION
In view of the aforementioned problems of the conventional techniques, an object of the present invention is to provide a production technique that can improve productivity and reduce cost for high quality silicon wafers of excellent device characteristics that sufficiently meet recent devices having a line width of 0.13 to 0.18 &mgr;m by further reducing density and size of defects such as COP.
In order to achieve the aforementioned object, the silicon wafer according to the present invention is a mirror surface silicon wafer sliced from a silicon single crystal ingot grown by the Czochralski method under such conditions that V-rich region should become dominant, wherein a count number of particles having a size of 0.1 &mgr;m or
Fusegawa Izumi
Hoshi Ryoji
Maeda Shigemaru
Ohta Tomohiko
Hiteshew Felisa
Shin-Etsu Handotai & Co., Ltd.
LandOfFree
Silicon wafer and method for producing silicon single crystal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon wafer and method for producing silicon single crystal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon wafer and method for producing silicon single crystal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3172688