Silicon-on-sapphire integrated circuit and method of making the

Details Silicon-on-sapphire integrated circuit and method of making the Silicon-on-sapphire integrated circuit and method of making the

1985-09-27

1988-06-14

Edlow, Martin H.

357 41, 357 59, H01L 2712

Patent

active

047515546

ABSTRACT:
An SOS integrated circuit includes a plurality of spaced islands of single-crystalline silicon on a surface of a sapphire substrate. A conformal layer of silicon oxide is on the surface of the sapphire substrate between the islands and extends along a portion of the side surfaces of the islands. A layer of polycrystalline silicon is over the silicon oxide layer and extends over the side surface and at least a portion of the top surface of the islands. A separate field-effect transistor is on each island and includes source and drain regions spaced by a channel region and a channel dielectric layer over the channel region. The polycrystalline silicon layer may extend over the channel dielectric to serve as the gate of the transistor. The method of making the circuit includes depositing the silicon oxide layer over the sapphire substrate surface and the islands, and applying a layer of a negative photoresist over the silicon oxide layer. Light is directed through the sapphire substrate to expose portions of the photoresist layer which are not over the islands. The unexposed portions of the photoresist layer are removed to expose portions of the silicon oxide layer which are over the islands. These exposed portions of the silicon oxide layer are removed with a suitable etchant.

REFERENCES:
patent: 3511702 (1970-05-01), Jackson, Jr. et al.
patent: 3740280 (1973-06-01), Ronen
patent: 3890632 (1975-06-01), Ham et al.
patent: 3943542 (1976-03-01), Ho et al.
patent: 3974515 (1976-08-01), Ipri et al.
patent: 4002501 (1977-01-01), Tamura
patent: 4016016 (1977-04-01), Ipri
patent: 4076573 (1978-02-01), Shaw et al.
patent: 4160260 (1979-07-01), Weitzel
patent: 4174217 (1979-11-01), Flatley
patent: 4178191 (1979-12-01), Flatley
patent: 4183134 (1980-01-01), Oehler et al.
patent: 4199384 (1980-04-01), Hsu
patent: 4199773 (1980-04-01), Goodman et al.
patent: 4242156 (1980-12-01), Peel
patent: 4252582 (1981-02-01), Anantha et al.
patent: 4263709 (1981-04-01), Weitzel et al.
patent: 4277884 (1981-07-01), Hsu
patent: 4313809 (1982-02-01), Benyon
patent: 4323910 (1982-04-01), Sokoloski et al.
patent: 4341569 (1982-07-01), Yaron et al.
patent: 4356623 (1982-11-01), Hunter
patent: 4368085 (1983-01-01), Peel
patent: 4385937 (1983-05-01), Ohmura
patent: 4393572 (1983-07-01), Policastro et al.
patent: 4393578 (1983-07-01), Cady et al.
patent: 4395726 (1983-07-01), Maeguchi
patent: 4447823 (1984-05-01), Maeguchi et al.
patent: 4455738 (1984-06-01), Houston et al.
patent: 4472459 (1984-09-01), Fisher
patent: 4491856 (1985-01-01), Egawa
patent: 4523963 (1985-06-01), Ohta et al.
patent: 4533934 (1985-08-01), Smith
patent: 4547231 (1985-10-01), Hine
patent: 4557794 (1985-12-01), McGinn et al.
patent: 4604304 (1986-08-01), Faraone et al.
patent: 4658495 (1987-04-01), Flatley et al.
Ansell et al., "CMOS in Radiation Environments," VLSI Systems, Sep. 1986, pp. 28-36.
Hughes et al., "Oxide Thickness Dependence of High-Energy-Electron-, VuV-, and Corona-Induced Charge in MOS Capacitors," Applied Physics Letters, vol. 29, No. 6, Sep. 15, 1976, pp. 377-379.
Naruke et al., "Radiation-Induced Interface States of Poly-Si Gate MOS Capacitors Using Low Temperature Gate Oxidation," IEEE Transactions on Nuclear Science, vol. NS-30, No. 6, Dec. 1983, pp. 4054-4058.
Saks et al., "Radiation Effects in MOS Capacitors with very Thin Oxides at 80.degree.K.," IEEE Transactions on Nuclear Science, vol. NS-31, No. 6, Dec. 1984, pp. 1249-1255.
W. E. Ham, "The Study of Microcircuits by Transmission Electron Microscopy", RCA Review, vol. 38, Sep. 1977, pp. 351-389.
K. Tanno et al., "Selective Silicon Epitaxy Using Reduced Pressure Technique," Japanese Journal of Applied Physics, vol. 21, No. 9, Sep. 1982, pp. L564-L566.
J. S. Chang, "Selective Reactive Ion Etching of Silicon Dioxide," Solid State Technology, Apr. 1984, pp. 214-219.

Affiliated with

Also associated with

Rating

Silicon-on-sapphire integrated circuit and method of making the does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Silicon-on-sapphire integrated circuit and method of making the , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon-on-sapphire integrated circuit and method of making the will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-508101