Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor
Reexamination Certificate
2006-08-08
2006-08-08
Tang, Minh Nhut (Department: 2829)
Electricity: measuring and testing
Measuring, testing, or sensing electricity, per se
With rotor
Reexamination Certificate
active
07088092
ABSTRACT:
A channel architecture for use in automatic test equipment is disclosed. The channel architecture comprises pattern generation circuitry and timing circuitry responsive to the pattern generation circuitry to generate timing signals. Formatting circuitry coupled to the output of the timing circuitry generates pulse waveforms for application to pin electronics circuitry. The pin electronics circuitry is responsive to the formatting circuitry for interfacing the automatic test equipment to a device-under-test. The pattern generation circuitry, the timing circuitry, the formatting circuitry and the pin electronics circuitry are formed on the same integrated circuit.
REFERENCES:
patent: 6005408 (1999-12-01), Gillette
patent: 6073259 (2000-06-01), Sartschev et al.
patent: 6469493 (2002-10-01), Muething et al.
patent: 6567031 (2003-05-01), Rezvani et al.
patent: 6660598 (2003-12-01), Hanafi et al.
patent: 6671845 (2003-12-01), Atmeh
patent: 6853181 (2005-02-01), Ostertag
patent: 2003/0006811 (2003-01-01), Oosawa et al.
patent: 96/26446 (1996-08-01), None
patent: 98/49569 (1998-11-01), None
International Search Report, Mailing Date Apr. 28, 2005.
“A Single-Chip LSI High-Speed Functional Tester” by Jun-Ichi Miyamoto et al., I.E.E.E. Journal of Solid-State Circuits, I.E.E.E. Inc. New York, US, vol. SC-22, No. 5, Oct. 1987.
“Integrated Pin Electronics for VLSI Functional Testers” by Gasbarro et a., Proceedings of The IEEE 1988 Custom Integrated Circuits Conference, New York, US, May 16-19, 1988, vol. Conf. 10, May 16, 1988, pp. 1621-1624.
U.S. Appl. No. 10/749,265, filed Dec. 31, 2003, Ostertag.
Brown Rudnick Berlack Israels
Nguyen Trung Q.
Rikkers, Esq. David J.
Tang Minh Nhut
Teradyne, Inc.
LandOfFree
Silicon-on-insulator channel architecture for automatic test... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon-on-insulator channel architecture for automatic test..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon-on-insulator channel architecture for automatic test... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3628740