Silicon fixture with roughened surface supporting wafers in...

Single-crystal – oriented-crystal – and epitaxy growth processes; – Forming from vapor or gaseous state

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C117S088000, C117S090000

Reexamination Certificate

active

07108746

ABSTRACT:
A silicon-based wafer support tower particularly useful for batch-mode thermal chemical vapor deposition. The surfaces of the silicon tower are bead blasted to introduce sub-surface damage, which produces pits and cracks in the surface, which anchor subsequently deposited layer of, for example, silicon nitride, thereby inhibiting peeling of the nitride film. The surface roughness may be in the range of 250 to 2500 μm. Wafer support portions of the tower are preferably composed of virgin polysilicon. The invention can be applied to other silicon parts in a deposition or other substrate processing reactor, such as tubular sleeves and reactor walls. Tubular silicon members are advantageously formed by extrusion from a silicon melt.

REFERENCES:
patent: 4020791 (1977-05-01), Reuschel et al.
patent: 4123989 (1978-11-01), Jewett
patent: 4330358 (1982-05-01), Grabmaier et al.
patent: 4357201 (1982-11-01), Grabmaier et al.
patent: 4440728 (1984-04-01), Stormont et al.
patent: 5098675 (1992-03-01), Matsuo et al.
patent: 5102494 (1992-04-01), Harvey et al.
patent: 5573964 (1996-11-01), Hsu et al.
patent: 5578132 (1996-11-01), Yamaga et al.
patent: 6056123 (2000-05-01), Niemirowski et al.
patent: 6196211 (2001-03-01), Zehavi et al.
patent: 6205993 (2001-03-01), Zehavi et al.
patent: 6225594 (2001-05-01), Zehavi
patent: 6355577 (2002-03-01), Reder et al.
patent: 6425168 (2002-07-01), Takaku
patent: 6455395 (2002-09-01), Boyle et al.
patent: 0 713 245 (1995-11-01), None
patent: 0713245 (1995-11-01), None
patent: 10321543 (1997-05-01), None
patent: 1 049 133 (2000-04-01), None
patent: 52094070 (1977-08-01), None
patent: 05175319 (1993-07-01), None
patent: 10321543 (1998-12-01), None
Patent Abstracts of Japan. English abstract of JP 05-175319 (1993).
Derwent. English Abstract of JP 52-094070 A (1977).
English Translation of JP 10-321543A (1998).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Silicon fixture with roughened surface supporting wafers in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Silicon fixture with roughened surface supporting wafers in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon fixture with roughened surface supporting wafers in... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3558277

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.