Signal scaling MESFET of a segmented dual gate design

Details Signal scaling MESFET of a segmented dual gate design Signal scaling MESFET of a segmented dual gate design

1985-05-20

1988-03-29

Larkins, William D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

357 41, 307242, 307243, 330277, 333 81R, H01L 2980, H01L 2704

Patent

active

047347511

ABSTRACT:
A novel signal scaling MESFET of a segmented dual gate design is disclosed. The MESFET, which is monolithically integrated on a semi-insulating substrate capable of localized surface modification to form active semiconductor regions using MMIC (monolithic microwave integrated circuit) techniques, has a small AC signal transfer which is adjustable in selected discrete steps. For operation in the gigahertz range, the substrate is preferably of gallium arsenide.
In applying the MMIC technique, the MESFET, including segment electrodes and segment interconnections, and the electrical connections, signal paths, and passive components connected to the MESFET are formed on the substrate and defined by a photolithographic process. The technique permits reproducable feature definition and very compact minimum reactance segment interconnections, reducing deleterious parasitics and facilitating virtual unitary MESFET operation to very high frequencies.
The signal scaling MESFET is an active MESFET subdivided into an n-fold plurality of selectively activated MESFET segments, each of a predetermined width, with dual gates for each segment. The AC input signal is applied to the first gates of all n segments and a DC control potential is selectively applied to the second activating gate of each of the n segments to turn current flow "ON" or "OFF" in selected segments. The MESFET transfer values so formed are each substantially constant in a small AC signal sense and successive values are stepped at intervals suitable for linear, trigonometric, logarithmic or arbitrary scaling functions.

REFERENCES:
patent: 4048646 (1977-09-01), Ogawa et al.
patent: 4315272 (1982-02-01), Vorhaus
patent: 4439744 (1984-03-01), Kumar et al.
patent: 4511813 (1985-04-01), Pan
patent: 4598252 (1986-07-01), Andricos

Affiliated with

Also associated with

Rating

Signal scaling MESFET of a segmented dual gate design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal scaling MESFET of a segmented dual gate design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal scaling MESFET of a segmented dual gate design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1092056