Signal processor with delay line management logic

Details Signal processor with delay line management logic Signal processor with delay line management logic

1993-06-17

1997-08-12

Chan, Eddie P.

39542107, 395436, 84622, G06F 1200

Patent

active

056574762

ABSTRACT:
A processing system includes delay line management logic that automatically clears the delay lines without actually filling the delay line memory with zeroes. The processing system comprises a signal processor that executes programs using delay lines. A memory, coupled to the signal processor, includes a set of memory locations to store the delay lines. Delay line management logic is responsive to a command to automatically clear for the programs being executed by the signal processor a subset of the set of memory locations allocated to a particular delay line without writing to the subset of memory locations. The delay line management logic includes a register file to store parameters for the delay lines. The parameters for particular delay lines include an offset within the set of memory locations pointing to the subset of memory locations allocated to the particular delay line, and a count indicating the number of valid memory locations in the subset. The command to clear the delay line comprises an operation to update the register file by, for instance, setting the count for the particular delay line to zero.

REFERENCES:
patent: 4748588 (1988-05-01), Norman et al.
patent: 4984276 (1991-01-01), Smith
patent: 5058076 (1991-10-01), Kiuchi
patent: 5327540 (1994-07-01), Heil et al.
patent: 5376752 (1994-12-01), Limberis et al.
Wawrzynck, John et al., "MIMIC, A Custom VLSI Parallel processor For Musical Sound Synthesis", UC Berkeley, CS Div. Tech. Report No. UCB/CSD 90/578.
Wawrzynck, J and von Eicken, T., "VLSI Parallel Processing for Musical Sound synthesis", ICMC Glasgow 1990 Proceedings pp. 136-139.
Walker, "Korg Wavestation", 1990 Peter L. Alexander Publishing, Inc., pp. 9-22.

Affiliated with

Also associated with

Rating

Signal processor with delay line management logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal processor with delay line management logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal processor with delay line management logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-169098