Signal processor with analog residue

Details Signal processor with analog residue Signal processor with analog residue

2008-11-06

2010-10-12

Jeanglaude, Jean B (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S143000, C341S155000

Reexamination Certificate

active

07812755

ABSTRACT:
In one or more embodiments, an apparatus and method for processing an analog signal into a digital signal includes a quantizer that converts the analog signal, which can have any value within a given range of values, into a fixed set of discrete values. An analog residue, i.e. the quantization error caused by the difference between the analog value of the integrated analog signal and the closest corresponding discrete quantized value, is outputted. The analog residue can be further processed to increase the accuracy of the A/D conversion. Multiple quantizer stages can be provided to perform A/D conversion of the analog signal over multiple integration periods, e.g. in multi-shot and time-delay integration applications. The analog signal may represent an image signal.

REFERENCES:
patent: 4786831 (1988-11-01), Morse et al.
patent: 5461425 (1995-10-01), Fowler et al.
patent: 5659315 (1997-08-01), Mandl
patent: 5844514 (1998-12-01), Ringh et al.
patent: 5886659 (1999-03-01), Pain et al.
patent: 6121843 (2000-09-01), Vampola et al.
patent: 6665013 (2003-12-01), Fossum et al.
patent: 6762795 (2004-07-01), Chen et al.
patent: 6825877 (2004-11-01), Hewitt et al.
patent: 6920182 (2005-07-01), Bolton, Jr.
patent: 6927796 (2005-08-01), Liu et al.
patent: 6963370 (2005-11-01), DiCarlo et al.
patent: 6977601 (2005-12-01), Fletcher et al.
patent: 7095439 (2006-08-01), Hammadou
patent: 7446687 (2008-11-01), Lin
patent: 2002/0186776 (2002-12-01), Cosand
patent: 2003/0189657 (2003-10-01), Hammadou
patent: 2008/0310221 (2008-12-01), Baker
Boyd Fowler, “CMOS Area Image Sensors with Pixel level A/D Conversion,” Ph.D. thesis, Stanford University, Oct. 1995, 177 pp.
Kavusi, S., et al., “On incremental sigma-delta modulation with optimal filtering”, IEEE Transactions on Circuits and Systems, Part 1: Regular Papers, vol. 53, No. 5, pp. 1004-1015 (2006).
Kavusi, S., et al., “Quantitative study of high dynamic range sigma-delta-based focal plane array architectures”, Proceedings of the SPIE, vol. 5406, pp. 341-350 (2004).
Kavusi, S., et al., “Architecture for high dynamic ranger, high speed image sensor readout circuits”, Stanford University (2006).
Tyrrell, B., et al., “Design approaches for digitally dominated active pixel sensors: leveraging Moore's Law scaling in focal plane readout design”, Proceedings of the SPIE, vol. 6900, 69000W (2008).
International Search Report and Written Opinion dated Mar. 31, 2010 of PCT/US2009/062338 filed Oct. 28, 2009 (10 pages).

Affiliated with

Also associated with

Rating

Signal processor with analog residue does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal processor with analog residue, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal processor with analog residue will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4188538