Boots – shoes – and leggings
Patent
1986-03-04
1990-06-19
Williams, Jr., Archie E.
Boots, shoes, and leggings
3642552, 3642624, 3642628, 3642327, 364263, 3642551, 3642558, G06F 1300, G06F 926, G06F 936, G06F 938
Patent
active
049358677
ABSTRACT:
A memory management unit suitable for use in a digital signal processor has internal and eternal memories is described. The unit is especially designed to facilitate numeric algorithms such as fast fourier transforms, auto-correlation and digital filtering by relieving the programmer from the need to moniter memory accesses. Automatic post-updating of memory addresses is provided after indirect memory references. Also, memory boundary-checking is performed according to a user-specified modulus value, and a memory reference is automatically adjusted to fall within the user-specified address range. A dual-access register file stores initial memory addresses and their associated modulus values and in a dual-bus embodiment a pair of address generation units provides post-updates of the addresses stored in the register files. Direct addressing of memory is also supported by the memory management unit and a page register internal to the unit allows the user to specify memory page information during a direct address operation. A modulo-adjust portion of the address generation unit implements any user-specified modulii in the range 0 to 64, as well as modulii of 128, 256 and 512. A method of operating a memory management unit to provide the features obtained by the instant invention is also described.
REFERENCES:
patent: 3943495 (1976-03-01), Garlic
patent: 3949378 (1976-04-01), Crabb et al.
patent: 4047247 (1977-09-01), Stanley et al.
patent: 4056819 (1977-11-01), Lukas
patent: 4150434 (1979-04-01), Shibagama et al.
patent: 4169289 (1979-09-01), Shively
patent: 4202035 (1980-05-01), Lane
patent: 4456953 (1984-06-01), Cohen et al.
patent: 4531200 (1985-07-01), Whitley
patent: 4594687 (1986-06-01), Kaneko et al.
patent: 4689738 (1987-08-01), van Wigt et al.
patent: 4763250 (1988-08-01), Keshlear et al.
Daly Marita E.
Wang Bu-Chin
Advanced Micro Devices , Inc.
Chan Emily Y.
Williams Jr. Archie E.
LandOfFree
Signal processor memory management unit with indirect addressing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal processor memory management unit with indirect addressing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal processor memory management unit with indirect addressing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2264071