Boots – shoes – and leggings
Patent
1994-09-01
1998-04-14
Elmore, Reba I.
Boots, shoes, and leggings
36473604, 348555, 348720, 348721, G06F 738, H04N 964
Patent
active
057400920
ABSTRACT:
In order to establish connections of plural arithmetic units capable of performing basic functions such as filtering in various connection ways, a bus switch is provided which has a plurality of input data lines connected with output terminals of the arithmetic units, at least one external input data line, a plurality of output data lines connected with input terminals of the arithmetic units, and at least one external output data line. In addition, two register sets are provided which hold arithmetic control information designating contents of processes to be performed by the arithmetic units and connection control information designating connection ways within the bus switch. Depending on the broadcasting system, information held by one of the register sets and information held by the other are updated, and, according to a process algorithm, either one of the two register sets is selected. As a result of such arrangement, a single piece of image processing hardware can be shared between different broadcasting systems as well as between different algorithms.
REFERENCES:
patent: 4712175 (1987-12-01), Torii et al.
patent: 4736333 (1988-04-01), Mead et al.
patent: 4807183 (1989-02-01), Kung et al.
patent: 4887211 (1989-12-01), Theil et al.
patent: 5055997 (1991-10-01), Sluijter et al.
patent: 5191547 (1993-03-01), Kawamoto et al.
patent: 5260897 (1993-11-01), Toriumi et al.
patent: 5264931 (1993-11-01), Yamada
patent: 5278781 (1994-01-01), Aono et al.
patent: 5357152 (1994-10-01), Jennings, III et al.
patent: 5475442 (1995-12-01), Matsushita et al.
G.M. Jacobs et al., "A Fully Asynchronous Digital Signal Processor Using Self-Timed Circuits", IEEE Journal of Solid-State Circuits, vol. 25, No. 6, Dec. 1990, pp. 1526-1536.
P.V.R. Raja et al., "An SIMD Multiple DSP Microprocessor System for Image Processing", Microprocessors and Microsystems, Nov. 1991, vol. 15, No. 9, Nov. 1991, pp. 493-501.
S-M. Park et al., "A Novel VLSI Architecture for the Read-Time Implementation of 2-D Signal Processing Systems", IEEE, 1988, pp. 582-585.
Joanblanq, et al., "A 54-MHz CMOS Programmable Video Signal Processor for HDTV Applications", Jun. 1990, IEE Journal of Solid-State Circuits, vol. 25, pp. 730-734.
Hasegawa Katsuya
Miyake Jiro
Ninomiya Kazuki
Nishiyama Tamotsu
Dolan Robert J.
Elmore Reba I.
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-642594