Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2007-08-07
2007-08-07
Kumar, Pankaj (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
Reexamination Certificate
active
10702286
ABSTRACT:
A signal processing circuit and method in which a given signal, e.g., a receive data clock associated with a first chip and generated by a deserializer circuit, is synchronized with another signal, e.g., a clock signal from a second chip which is asynchronous with the receive data clock. The circuit may include first, second and third processing circuits, each of which performs a sampling function on a corresponding one of an early version, a middle version and a late version of the given signal, utilizing the clock signal to which the given signal is to be synchronized. A logic circuit coupled to outputs of each of the first, second and third processing circuits generates a control signal indicative of the presence or absence of a desired relationship, e.g., a desired phase relationship, between the clock signal and the first, second and third versions of the given signal. A selection circuit, e.g., a set of multiplexers, is responsive to the control signal to alter the phase relationship between the clock signal and the first, second and third versions of the given signal if the control signal indicates the absence of the desired relationship. The logic and selection circuits may be configured as part of a feedback control loop which automatically maintains the desired relationship.
REFERENCES:
patent: 4584695 (1986-04-01), Wong et al.
patent: 5309438 (1994-05-01), Nakajima
patent: 6188692 (2001-02-01), Huscroft et al.
patent: 6249542 (2001-06-01), Kohli et al.
patent: 6418176 (2002-07-01), Ho et al.
patent: 0 174 880 (1986-03-01), None
patent: 55-008103 (1980-01-01), None
patent: 01-296734 (1989-11-01), None
patent: 02-107036 (1990-04-01), None
patent: 05-344112 (1993-12-01), None
P. Plaza et al., “A 2.5 Gb/s ATM Switch Chip Set,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 4, No. 3, pp. 405-415, Sep. 1996.
Gabara Thaddeus John
Lynam Adrian Patrick
Agere Systems Inc.
Kumar Pankaj
LandOfFree
Signal processing method and apparatus for ensuring a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal processing method and apparatus for ensuring a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal processing method and apparatus for ensuring a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3896538