Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2011-07-12
2011-07-12
Xiao, Ke (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S102000
Reexamination Certificate
active
07978169
ABSTRACT:
There are provided: a first logic operation circuit which performs a logic operation using a high-amplitude logic signal; a transmission system having a load capacitance; and a low-voltage signal generator which is a step-down level shifter transforming an incoming high-amplitude logic signal from the first logic operation circuit to a low-amplitude logic signal having a lower amplitude than the high-amplitude logic signal for output to the transmission system. In the configuration, the first logic operation circuit operates based on a high-amplitude logic signal, and is therefore free from malfunctions and performs operations at high speed. Further, the transmission system introducing a load capacitance transmits a low-amplitude logic signal and therefore restrains increases in electric power consumption and occurrence of unnecessary radiation.
REFERENCES:
patent: 5266848 (1993-11-01), Nakagome et al.
patent: 5311083 (1994-05-01), Wanlass
patent: 5576737 (1996-11-01), Isozaki
patent: 5635859 (1997-06-01), Yokota et al.
patent: 5920203 (1999-07-01), Bailey et al.
patent: 6081131 (2000-06-01), Ishii
patent: 6157361 (2000-12-01), Kubota et al.
patent: 6232937 (2001-05-01), Jacobsen et al.
patent: 6249145 (2001-06-01), Tanaka et al.
patent: 6307398 (2001-10-01), Merritt et al.
patent: 6392628 (2002-05-01), Yamazaki et al.
patent: 6542144 (2003-04-01), Kogure et al.
patent: 6583646 (2003-06-01), Patel et al.
patent: 6909417 (2005-06-01), Washio et al.
patent: 7358950 (2008-04-01), Yamashita et al.
patent: 2003/0174115 (2003-09-01), Washio et al.
patent: 04-372220 (1992-12-01), None
patent: 6-95073 (1994-04-01), None
patent: 08-286794 (1996-11-01), None
patent: 09-325318 (1997-12-01), None
patent: 11-183530 (1999-07-01), None
patent: 11-272240 (1999-10-01), None
patent: 2000-75842 (2000-03-01), None
patent: 2000-163003 (2000-06-01), None
U.S. Appl. No. 10/145,905, filed May 16, 2002.
Hara, “MOS Integrated Circuits Primer”, Published on May 30, 1992, pp. 224-229.
Chinese Office Action mailed Jun. 10, 2005 (w/English translation thereof).
Brownlow Michael James
Cairns Graham Andrew
Kubota Yasushi
Washio Hajime
Yamashita Hidehiko
Nixon & Vanderhye P.C.
Sharp Kabushiki Kaisha
Xiao Ke
LandOfFree
Signal processing circuit, low-voltage signal generator and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal processing circuit, low-voltage signal generator and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal processing circuit, low-voltage signal generator and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2619196