Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2007-01-23
2007-01-23
Hjerpe, Richard (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S204000
Reexamination Certificate
active
10097011
ABSTRACT:
When power is turned on, dummy output information stored in a non-volatile memory is issued to the digital signal processing circuit. In a dummy data processing block, and in a line memory holding data in the horizontal direction, dummy data inputted from outside is inserted into a one-line video data processed at an input signal processing block, based on the dummy output information. In this way, the video data is revised into data that is appropriate for each display, based on the dummy output information. Then the one-line video data including the dummy data is inputted into the output signal processing block, and is latched by the output signal processing block, and outputted to each of the data drivers as a data driver output signal, at the same time.
REFERENCES:
patent: 6088062 (2000-07-01), Kanou et al.
patent: 6344850 (2002-02-01), Okumura et al.
Kimura Toru
Ueda Goro
Hjerpe Richard
Nguyen Kevin M.
Pioneer Corporation
LandOfFree
Signal processing circuit and signal processing method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal processing circuit and signal processing method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal processing circuit and signal processing method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3810366