Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Phase shift by less than period of input
Patent
1994-02-24
1995-11-28
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Phase shift by less than period of input
327237, 327276, H03H 1116
Patent
active
054711657
ABSTRACT:
A signal processing circuit delays a binary periodic input signal. Three series-connected delay devices produce output signals that are delayed in relation to the input signal. The delay of the delay devices can be controlled to a very high degree of accuracy, in that the delay devices include a plurality of mutually identical series-connected delay elements which are manufactured at one and the same time by common process steps in one and the same semiconductor process. A controller compares in a phase detector the phase of the input signal with the phase of the output signal from the last delay device, and on the basis thereof delivers control signals to the delay devices. These control signals control the delay devices in a manner such that an equal number of delay elements will be activated in each of the delay devices, such that the delay devices will have mutually the same delay. The total delay between the input signal and the last output signal exceeds one-half but is less than one and a half periods of the input signal in a first regulating sequence, and the total delay reaches to one period of the input signal in a second regulating sequence.
REFERENCES:
patent: 4795985 (1989-01-01), Gailbreath, Jr.
patent: 4859954 (1989-08-01), Yoshimura
patent: 5095233 (1992-03-01), Ashby et al.
patent: 5159205 (1992-10-01), Gorecki et al.
patent: 5173617 (1992-12-01), Alsup et al.
patent: 5216302 (1993-06-01), Tanizawa
patent: 5223755 (1993-06-01), Richley
patent: 5250913 (1993-10-01), Gleichert et al.
patent: 5295164 (1994-03-01), Yamamura
patent: 5365130 (1994-11-01), Murray et al.
"Unsurpassed Flexibilty Heralds Clock Generator", Electronic Design, pp. 63-66 (Nov. 12, 1992), Dave Bursky.
"Double Frequency Clock Generator", IBM Technical Disclosure Bulletin, vol. 34, No. 3, pp. 55-57 (Aug. 1991).
Callahan Timothy P.
Telefonaktiebolaget LM Ericsson
Zweizig Jeffrey
LandOfFree
Signal processing circuit and a method of delaying a binary peri does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Signal processing circuit and a method of delaying a binary peri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal processing circuit and a method of delaying a binary peri will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2015970