Signal processing channel with high data rate and low power cons

Details Signal processing channel with high data rate and low power cons Signal processing channel with high data rate and low power cons

1994-10-21

1997-01-14

DeBoer, Todd

Coded data generation or conversion

Digital code to digital code converters

To or from run length limited codes

341 95, 341132, H03M 700

Patent

active

055944361

ABSTRACT:
An apparatus and method for detecting analog signals representing patterns of n-bit RLL-encoded data read from a data storage device. R integrators each integrate the analog signal over successive time periods consisting of a preselected number n of bit cycles, where n>1, weighted by a preselected set of n orthogonal signals that are staircase functions which vary each bit cycle to provide R integrated weighted outputs. The R integrated weighted outputs are converted by a lookup table or read-only memory into an n-bit digital representation corresponding to a unique one of the n-bit analog data patterns.

REFERENCES:
patent: 3662377 (1972-05-01), Dym et al.
patent: 3882489 (1975-05-01), Guggolz
patent: 4768019 (1988-08-01), Linder
patent: 4945538 (1990-07-01), Patel

Affiliated with

Also associated with

Rating

Signal processing channel with high data rate and low power cons does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal processing channel with high data rate and low power cons, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal processing channel with high data rate and low power cons will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1391435