Signal line selection and polarity change of natural bit...

Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S545000

Reexamination Certificate

active

07630410

ABSTRACT:
A bit stream multiplexer and a bit stream demultiplexer of the present invention couples a communication Application Specific Integrate Circuit (ASIC) to a high-speed bit stream media. The bit stream multiplexer includes a first transmit data multiplexing integrated circuit having an input that receives a first plurality of bit streams at a first bit rate from the communication ASIC and an output that produces a second plurality of bit streams at a second bit rate, the second plurality having fewer bit streams than said first plurality. It further includes a second transmit data multiplexing integrated circuit having an input that receives the second plurality of bit streams at the second bit rate and an output that produces a single bit stream at a line bit rate, the single bit stream having a predetermined bit order. The bit stream demultiplexer includes similar demultiplexing integrated circuits. These circuits include an interface that may be ordered, have signal line polarities altered, or bit asserted states altered depending upon the particular implementation.

REFERENCES:
patent: 3689698 (1972-09-01), Lerner
patent: 3872257 (1975-03-01), Bleickardt et al.
patent: 4093823 (1978-06-01), Chu
patent: 4279002 (1981-07-01), Rider
patent: 4355384 (1982-10-01), Genter et al.
patent: 4520480 (1985-05-01), Kawai
patent: 4531212 (1985-07-01), Hadziomerovic
patent: 5001711 (1991-03-01), Obana et al.
patent: 5257263 (1993-10-01), Bazet et al.
patent: 5426527 (1995-06-01), Steen et al.
patent: 5787255 (1998-07-01), Parlan et al.
patent: 6222380 (2001-04-01), Gerowitz et al.
patent: 6243808 (2001-06-01), Wang
patent: 6865304 (2005-03-01), Ticknor
patent: 2003/0002474 (2003-01-01), Alexander et al.
Midtgaard et al., 5.8 Gb/s 16:1 myltiplexer and 1:16 demultiplexer using 1.2 micro meter BiCMOS, May 30, 1994 IEEE Internatioanl Symposium on Circuits and Systems, 1994. ISCAS '94., vol. 4, pp. 43-46.
Midtgaard et al, 5.8 Gb/s 16:1 multiplexer and 1:16 demultiplexer using 1.2 um BiCMOS, Circuits and System, 1994. ISCAS'94., 1994 IEEE International Symposium on vol. 4, Jun. 1994, pp. 43-46.
Midtgaard et al. “5.8 Gb/s 16:1 multiplexer and 1:16 demultiplexer using 1.2 um BICMOS”, Circuit and System, 1994. ISCAC'94., 1994 IEEE International Symposium, vol. 4, Jun. 1994, pp. 43-46. (This document was previously presented to the Applicant).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Signal line selection and polarity change of natural bit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal line selection and polarity change of natural bit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal line selection and polarity change of natural bit... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4100038

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.