Signal error generating circuit for an analog signal processing

Dynamic magnetic information storage or retrieval – General processing of a digital signal – Data clocking

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

360 46, G11B 509

Patent

active

060057300

ABSTRACT:
A Class IV Partial Response Maximum Likelihood data channel for analog signal processing of a disk drive signal in tracking mode includes a signal error generating circuit for "folding" the analog disk drive signal around the three PR-IV target values of +1, -1 and 0. Using the smaller error signal rather than the larger analog disk drive signal by which the disk drive signal deviates from the target values results in significant power saving with no reduction in electronic signal to noise ratio. An integrated error generating circuit generates both a gain error signal and a timing error signal from the folded error signal for feedback control of the data channel variable gain amplifier and variable clock oscillator. Shared processing of the timing and gain error signals results in power savings and simpler circuitry.

REFERENCES:
patent: 4970609 (1990-11-01), Cunningham et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Signal error generating circuit for an analog signal processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal error generating circuit for an analog signal processing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal error generating circuit for an analog signal processing will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-511082

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.