Signal deskewing system for synchronous logic circuit

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Converting – per se – of an ac input to corresponding dc at an...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327161, G06F 112

Patent

active

056969511

ABSTRACT:
A global clock signal is distributed from its source to each module of a distributed synchronous logic circuit via two separate transmission lines. Portions of the two transmission lines extending between the clock signal source and each module are of similar length but have dissimilar velocities of signal propagation. A resulting phase difference between corresponding pulses of the global clock signal arriving at each module via the two transmission lines is proportional to the length of the transmission lines, and is therefore proportional to the inherent clock signal delay in either transmission line. A deskewing circuit at each module further delays the global clock signal after it arrives at the module on a first of the two transmission lines to produce a local clock signal at the module. The deskewing circuit at each module detects the phase difference between global clock signal pulses arriving at the module on the two transmission lines to determine the inherent delay of the first transmission line and then adjusts the local clock delay so that the sum of the inherent delay and local clock delay equals a standard delay. With the standard delay the same for all modules, the local clock signals produced at all modules are in phase with one another.

REFERENCES:
patent: 3496477 (1970-02-01), Page
patent: 4447870 (1984-05-01), Tague et al.
patent: 4931986 (1990-06-01), Daniel et al.
patent: 5086500 (1992-02-01), Greub
patent: 5293626 (1994-03-01), Priest et al.
patent: 5298866 (1994-03-01), Kaplinsky
patent: 5305451 (1994-04-01), Chao et al.
patent: 5361277 (1994-11-01), Grover
patent: 5369640 (1994-11-01), Watson et al.
patent: 5388249 (1995-02-01), Hotta et al.
patent: 5455935 (1995-10-01), Taylor et al.
patent: 5465347 (1995-11-01), Chao et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Signal deskewing system for synchronous logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal deskewing system for synchronous logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal deskewing system for synchronous logic circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1616008

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.