Sigma-delta oversampled analog-to-digital converter network with

Details Sigma-delta oversampled analog-to-digital converter network with Sigma-delta oversampled analog-to-digital converter network with

1991-01-24

1992-09-15

Williams, Howard L.

Coded data generation or conversion

Analog to or from digital conversion

Differential encoder and/or decoder

341172, H03M 300

Patent

active

051481677

ABSTRACT:
In an oversampling interpolative analog-to-digital converter having a sigma-delta modulator followed in cascade by a decimation filter, the decimation filter supplies digital output signals for the oversampling analog-to-digital converter at an output rate that is a submultiple 1/R of an oversampling rate at which digital samples of an input signal for said decimation filter are supplied. The chopping rate of the chopper-stabilized amplifier is a multiple of the output sample rate of the decimation filter to place the fundamental and the harmonics of the chopping at the frequencies corresponding to the zeroes in the decimation filter response, better to keep remnants of the chopper stabilization from appearing in the output samples from the decimation filter. The chopper stabilization moves the flicker (or 1/f) noise of the amplifier in the frequency spectrum from baseband to sidebands of the chopping frequency, and the chopper-stabilized amplifier is operated at a chopping rate higher than said output rate, to reduce the amplitude of the lower sideband as aliased into the baseband. The chopper-stabilized amplifier is operated at a chopping rate lower than half said oversampling rate, to reduce non-linearities associated with the settling of the chopper stabilized amplifier after each switching thereof.

REFERENCES:
patent: 4896156 (1990-01-01), Garverick
patent: 4912423 (1990-03-01), Milkovic et al.
patent: 4994804 (1991-02-01), Sakaguchi
patent: 4994805 (1991-02-01), Dedic et al.
patent: 5039989 (1991-08-01), Welland et al.
"A Use of Limit Cycle Oscillations to Obtain Robust Analog-to-Digital Converters"-James C. Candy, IEEE Transactions on Communciations, vol. COM-22, No. 3, Mar. 1974, pp. 298-305.
"Using Trinagularly Weighted Interpolation to Get 13-Bit PCM from a Sigma-Delta Modulator", James C. Candy, Y. C. Ching, D. S. Alexander-IEEE Tansactions on Communications, vol. COM-24, vol. 11, pp. 1268-1275, Nov. 1976.
"A Use of Double Integration in Sigma Delta Modulation", J. C. Candy, IEEE Transactions on Communications, vol. COM-33, No. 3, pp. 249-258, Mar. 1985.
"A Multi-Channel Digital Demodulator for LVDT and RVDT Position Sensors", IEEE 1989 Custom Integrated Circuits Conference Digest of Technical Papers, F. F. Yassa, et al.-pp. 20.5.1-20.5.5.

Affiliated with

Also associated with

Rating

Sigma-delta oversampled analog-to-digital converter network with does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sigma-delta oversampled analog-to-digital converter network with, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sigma-delta oversampled analog-to-digital converter network with will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-739173