Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder
Reexamination Certificate
2009-02-27
2010-12-14
Nguyen, Khai M (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Differential encoder and/or decoder
C341S155000
Reexamination Certificate
active
07852249
ABSTRACT:
Apparatus are provided for continuous-time sigma-delta modulators. The sigma-delta modulator comprises an input node for an input signal and a quantizer configured to convert an analog signal to a digital value. A main feedback arrangement is coupled to the quantizer and configured to delay the digital value by a first delay period and generate a main feedback signal by digitally filtering the first delayed value. A compensation feedback arrangement is coupled to the quantizer and configured to delay the digital value by a second delay period, wherein the second delay period is not influenced by the first delay period, and generate a compensation feedback signal by digitally filtering the second delayed value. A forward signal arrangement produces the analog signal based on the input signal, the main feedback signal, and the compensation feedback signal.
REFERENCES:
patent: 6313773 (2001-11-01), Wilson et al.
patent: 6414615 (2002-07-01), Cheng
patent: 6531973 (2003-03-01), Brooks et al.
patent: 6909394 (2005-06-01), Doerrer et al.
patent: 7042377 (2006-05-01), Oliaei
patent: 7183957 (2007-02-01), Melanson
patent: 7535392 (2009-05-01), Weng et al.
patent: 7633419 (2009-12-01), Hernandez et al.
patent: 7696913 (2010-04-01), Melanson
patent: 2005/0068213 (2005-03-01), Fontaine et al.
patent: 2008/0136693 (2008-06-01), Kim et al.
patent: 2008/0272946 (2008-11-01), Melanson
patent: 03052939 (2003-06-01), None
Oliaei, O., State-Space Analysis of Clock Jitter in Continuous-Time Oversampling Data Converters, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 50, Jan. 2003, pp. 31-37.
Shoaei, O., Continuous-Time Delta-Sigma A/D Converters for High Speed Applications, Ph.D. Thesis, Carleton University, 1995.
Jensen, J., et al., A 3.2-GHz secondorder delta-sigma modulator implemented in InP HBT technology, IEEE J. Solid-State Circuits, vol. 30, pp. 1119-1127, Oct. 1995.
Cherry, J. A., et al., Excess loop delay in continuous-time deltasigma modulators, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, Apr. 1999, pp. 376-389.
Oliaei, O., Design of continuous-time sigma-delta modulators with arbitrary feedback waveform, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 50, Aug. 2003, pp. 437-444.
Benabes, B., et al., A Methodology for Designing Continuous-Time Sigma-Delta Modulators, in Proc. 1997 Europ. Design Test Conf., vol. 1, pp. 46-50.
Yan, S. , et al., A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth, in Dig. Tech. Papers 2003 IEEE Int. Solid-State Circuits Conf., vol. 1, pp. 62-63 and 471-478.
Mitteregger, G. et al., A 14b 20mW 640MHz CMOS CT ADC with 20MHz Signal Bandwidth and 12b ENOB, in Dig. Tech. Papers 2006 IEEE Int. Solid-State Circuits Conf., pp. 131-140.
Fontaine, P., et al., A low-noise low-voltage CT modulator with digital compensation of excess loop delay, in Dig. Tech. Papers 2005 IEEE Int. Solid-State Circuits Conf., vol. 1, pp. 498-499 and 613.
Keller, M., et al., A Comparative Study on Excess Loop Delay Compensation Techniques for Continuous-Time Sigma-Delta Modulators, IEEE Transactions on Circuits and Systems I, vol. 55, No. 11, pp. 3480-3487, Dec. 2008.
Luschas, S., et al., High-speed sigmadelta modulators with reduced timing jitter sensitivity, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, No. 11, pp. 712-720, Nov. 2002.
Ortmanns, M.,et al., A Continuous-time Sigma-Delta Modulator with Reduced Sensitivity to Clock Jitter through SCR Feedback, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 52, May 2005, pp. 875-884.
Colodro, F., et al., New Continuous-Time Multibit Sigma-Delta Modulators with Low Sensitivity to Clock Jitter, IEEE Transactions on Circuits and Systems, vol. 56, No. 1, Jan. 2009.
Su, D., et al., A CMOS Oversampling D/A Converter with a Current-Mode Semi-Digital Reconstruction Filter, IEEE J. Solid-State Circuits, vol. 28, pp. 1224-1233, Dec. 1993.
Oliaei, O., Sigma-Delta Modulator with Spectrally Shaped Feedback, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 50, Oct. 2003, pp. 518-530.
Putter, B., Sigma-Delta ADC with Finite Impulse Response Feedback DAC, IEEE International Solid-State Circuits Conference, 2004, Feb. 2004, pp. 76-77.
Vaidyanathan, P. P. , Multirate Systems and Filter Bank, Polyphase Networks, and Applications: A Tutorial, Proceeding of the IEEE vol. 78, No. 1, Jan. 1990.
Horbach, U. , Design of a 20 Bit Sigma-Delta A/D-Converter for Audio Applications, in Proc. 1990 IEEE Int. Symp. Circuits Syst., vol. 4, pp. 2789-2792.
Schreier, R., et al., Delta-Sigma Modulators Employing Continuous-Time Circuitry, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 43, Apr. 1996, pp. 324-332.
Yan, S. , et al., A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth, IEEE Jornal of Solid-State Circuits, vol. 39 No. 1, Jan. 2004 pp. 75-86.
Mitteregger, G. et al., A 20mW 640MHz CMOS CT sigmadelta ADC with 20MHz Signal Bandwidth 80-dB Dynamic Range and 12b ENOB, IEEE Solid-State Circuits, vol. 41, No. 12, Dec. 2006, pp. 2641-2649.
Shoaei, O.,Design and Implementation of a Tunable 40 MHz-70 Mhz Gm—C Bandpass sigmadelta Modulator, IEEE Transactions on Circuits and Systems -II: Analog and Digital Signal Processing, vol. 44, No. 7, Jul. 1997.
Office Action in U.S. Appl. No. 12/394,275 dated Jun. 1, 2010.
Freescale Semiconductor Inc.
Ingrassia Fisher & Lorenz P.C.
Nguyen Khai M
LandOfFree
Sigma-delta modulator with digitally filtered delay... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sigma-delta modulator with digitally filtered delay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sigma-delta modulator with digitally filtered delay... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4208872