Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With specified crystal plane or axis
Patent
1995-12-13
1996-12-03
Limanek, Robert P.
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
With specified crystal plane or axis
257628, 257188, 257190, 257613, 257614, 257 78, 257442, 25037012, H01L 3109, H01L 29161, H01L 2714, H01L 3100
Patent
active
055811175
ABSTRACT:
The present invention provides an Si base semiconductor monocrystal substrate which includes an Si(11n) substrate where n=1.5-2.5. An intermediate layer is formed on the Si(11n) substrate. The intermediate layer is made of a material selected from the group consisting of ZnTe and Zn-rich CdZnTe, The intermediate layer has a thickness in the range of 50-200 angstroms. The intermediate layer is oriented in a (11n')B plane. An upper layer is formed on the intermediate layer. The upper layer is made of a material selected from the group consisting of CdTe and Cd-rich CdZnTe. The upper layer is oriented in a (11n")B plane. The indexes n' and n" satisfy the following equations. ##EQU1## where y is the lattice mismatch between the Si substrate and the intermediate layer. ##EQU2## where y' is the lattice mismatch between the Si substrate and the upper layer.
REFERENCES:
patent: 4000019 (1976-12-01), van den Brekel
patent: 4005523 (1977-02-01), Milshtein
patent: 4040079 (1977-08-01), Hara et al.
patent: 4075654 (1978-02-01), Hara et al.
patent: 4189826 (1980-02-01), Smith
patent: 4999694 (1991-03-01), Austin et al.
patent: 5264699 (1993-11-01), Barton et al.
patent: 5302232 (1994-04-01), Ebe et al.
patent: 5391882 (1995-02-01), Rhiger
patent: 5399503 (1995-03-01), Saito et al.
patent: 5399901 (1995-03-01), Einthoven
patent: 5420445 (1995-05-01), Chisholm et al.
patent: 5432374 (1995-07-01), Norton
patent: 5449927 (1995-09-01), Hamilton, Jr. et al.
K. Harris et al., "Microstructural defect reduction in HgCdTe grown by photoassisted molecular-beam expitaxy", J. Vac. Sci. Technol. A, Mar./Apr. 1990, vol. 8, No. 2, pp. 1013-1019.
M. Kawano et al., "Twin-formation mechanisms for HgCdTe epilayers", Journal of Crystal Growth, 1992, vol. 117, pp. 171-176.
R. Korenstein et al., "Growth of (111) CdTe on GaAs/Si and Si substrates for HgCdTe epitaxy", J. Vac. Sci. Technol. B, Jul./Aug. 1992, vol. 10, No. 4, pp. 1370-1375.
T. de Lyon et al., "Direct MBE growth of CdZnTe on Si (100) and Si(112) substrates for large-area HgCdTe IRFPA's", 1993, 11 pages.
Y. Chen et al., "Structure of CdTe(111) B Grown by MBE on Misoriented Si(001)", Journal of Electronic Materials, 1993, vol. 22, No. 8, pp. 951-957.
T. de Lyon et al., "Direct molecular-beam epitaxial growth of ZnTe(100) and CdZnTe(100)/ZnTe(100) on Si(100) substrates", Appl. Phys. Lett., Au. 1993, vol. 63, No. 6, pp. 818-820.
Limanek Robert P.
NEC Corporation
Williams Alexander Oscar
LandOfFree
Si base substrate covered by a CdTe or Cd-rich CdZnTe layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Si base substrate covered by a CdTe or Cd-rich CdZnTe layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Si base substrate covered by a CdTe or Cd-rich CdZnTe layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-787554