Electrical connectors – Preformed panel circuit arrangement – e.g. – pcb – icm – dip,... – With provision to conduct electricity from panel circuit to...
Reexamination Certificate
2001-03-29
2003-05-06
Patel, Tulsidas (Department: 2839)
Electrical connectors
Preformed panel circuit arrangement, e.g., pcb, icm, dip,...
With provision to conduct electricity from panel circuit to...
C361S776000
Reexamination Certificate
active
06558169
ABSTRACT:
BACKGROUND
The invention relates to a shunt power connection for an integrated circuit package.
A socket electrically connects pins of a package to a printed circuit board. A package can contain various circuit elements as well as conductive paths such as vias for carrying input/output (I/O) signals or power for integrated circuits on a die connected to the package.
Depending on a particular die's power requirements, additional vias may be required to deliver large amounts of current through a package to a die. This can result in high operating temperatures within a package.
Industry trends of reducing device sizes and increasing package densities also can result in high current densities and, consequentially, high operating temperatures inside packages.
High integrated circuit power requirements may require that a large number of available pin/socket combinations be dedicated to deliver power. Therefore, fewer pin/socket combinations may be available for I/O signal delivery.
REFERENCES:
patent: 3910664 (1975-10-01), Pauza et al.
patent: 3951495 (1976-04-01), Donaher et al.
patent: 4037270 (1977-07-01), Ahmann et al.
patent: 4089575 (1978-05-01), Grabbe
patent: 5104327 (1992-04-01), Walburn
patent: 5444298 (1995-08-01), Schutz
patent: 5556811 (1996-09-01), Agatstein et al.
patent: 5628635 (1997-05-01), Ikeya
patent: 5895230 (1999-04-01), Bartley
patent: 5923086 (1999-07-01), Winer et al.
patent: 6031283 (2000-02-01), Banerjee et al.
patent: 6184477 (2001-02-01), Tanahashi
patent: 6328574 (2001-12-01), Howell et al.
Polka et al., “Package-Level Interconnect Design for Optimum Electrical Performance”, Intel Technology Journal Q3, 2000, pp. 1-17.
Mahajan et al., “The Evolution of Microprocessor Packaging”, Intel Technology Journal Q3, 2000, pp. 1-10.
Figueroa David G.
Li Yuan-Liang
Xie Hong
Intel Corporation
Patel Tulsidas
LandOfFree
Shunt power connection for an integrated circuit package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shunt power connection for an integrated circuit package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shunt power connection for an integrated circuit package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3059891