Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
2005-08-30
2005-08-30
Nguyen, John B (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S145000, C341S118000
Reexamination Certificate
active
06937177
ABSTRACT:
A data shuffler apparatus shuffles input bits to perform dynamic element matching. The shuffler apparatus includes N input shufflers, each input shuffler having N input terminals and N output terminals, each input terminal of each input shuffler receiving a respective one of the input bits. The apparatus also includes N output shufflers, each output shuffler having N input terminals and N output terminals, the input and output shufflers being interconnected such that each of the N output terminals of each input shuffler is connected to a respective input terminal of a different one of the N output shufflers.
REFERENCES:
patent: 5056087 (1991-10-01), Ferguson
patent: 5404142 (1995-04-01), Adams et al.
patent: 5406283 (1995-04-01), Leung
patent: 6124813 (2000-09-01), Robertson et al.
patent: 6128813 (2000-10-01), Rodriquez
patent: 6266002 (2001-07-01), Gong et al.
patent: 6348884 (2002-02-01), Steensgaard-Madsen
patent: 6456218 (2002-09-01), Dedic et al.
patent: 6570521 (2003-05-01), Schofield
patent: 6720897 (2004-04-01), Wang
patent: 2002/0063647 (2002-05-01), Brooks et al.
patent: 2002/0070887 (2002-06-01), Brooks et al.
Ian Galton, “Spectral Shaping of Circuit Errors in Digital-to-Analog Converters,” IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing vol. 44, No. 10 pp. 808-817, IEEE (Oct. 1977).
Grillo et al., “A 12-mW ADC Delta-Sigma Modulator With 80 dB of Dynamic Range Integrated in a Single-Chip Bluetooth Transceiver,” IEEE Journal of Solid -State Circuits, vol. 37, No. 3, pp. 271-278, IEEE (Mar. 2002).
Welz et al., “Simplified Logic for First-Order and Second-Order Mismatch-Shaping Digital-to-Analog Converters,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 48, No. 11, pp. 1014-1027, IEEE, (Nov. 2001).
Adams et al., “A 113-dB SNR Oversampling DAC with Segmented Noise-Shaped Scrambling,” IEEE Journal of Solid-State Circuits, vol. 33, No. 12, pp. 1871-1878, IEEE (Dec. 1998).
Kwan et al., “A Stereo Multibit ΣΔ DAC with Asynchronous Master-Clock Interface,” IEEE Journal of Solid-State Circuits, vol. 31, No. 12, pp. 1881-1887, IEEE (Dec. 1996).
Yasuda et al., “A Third-Order Δ-Σ Modulator Using Second-Order Noise-Shaping Dynamic Element Matching,” IEEE Journal of Solid-State Circuits, vol. 33, No. 12, pp. 1879-1886, IEEE (Dec. 1998).
Radke et al., “A Spurious-Free Delta-Sigma DAC Using Rotated Data Weighted Averaging,” IEEE 1999 Custom Integrated Circuits Conference, pp. 125-128, IEEE (1999).
Baird et al., “Improved ΔΣ DAC Linearity Using Data Weighted Averaging”, pp. 13-16, IEEE (1995).
Radke et al., “A 14-Bit Current-Mode ΣΔ DAC Based Upon Rotated Data Weighted Averaging,” IEEE Journal of Solid-State Circuits, vol. 35, No. 8, pp. 1074-1084, IEEE (Aug. 2000).
Chen et al., “An Improved Technique for Reducing Baseband Tones in Sigma-Delta Modulators Employing Data Weighted Averaging Algorithm Without Adding Dither,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 46., No. 1, pp. 63-68, IEEE (Jan. 1999).
Chen et al., “Some Observations on Tone Behavior in Data Weighted Averaging,” Proceedings of the 1998 International Symposium on Circuits and Systems, vol. 1, pp. 500-503, IEEE (1998).
Morteza Vadipour, “Techniques for Preventing Tonal Behavior of Data Weighted Averaging Algorithm in ΣΔ Modulators,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 47, No. 11, pp. 1137-1144, IEEE (Nov. 2000).
Zelniker et al., Advanced Digital Signal Processing Theory and Applications, pp. 357-364, Marcel Dekker, Inc. (1994).
Norsworthy et al., Delta-Sigma Data Converters Theories, Design and Simulation, pp. 185-186, IEEE Press, no date.
Jensen et al., “A Low-Complexity Dynamic Element Matching DAC for Direct Digital Synthesis,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 45, No. 1, pp. 13-27, IEEE (Jan. 1998).
Annovazzi et al., “A Low-Power 98-dB Multibit Audio DAC in a Standard 3.3-V 0.35-μm CMOS Technology,” IEEE Journal of Solid-State Circuits, vol. 37, No. 7, pp. 825-834, IEEE (Jul. 2002).
Welz et al., “A Necessary and Sufficient Condition for Mismatch Shaping in Multi-Bit DACS,” IEEE, pp. I-105 to I-108, IEEE (2002).
Fishov et al., “Segmented Mismatch-Shaping D/A Conversion,” IEEE, pp. IV-679 to IV-682, IEEE (2002).
Fogleman et al., “A Digital Common-Mode Rejection Technique for Differential Analog-to-Digital Conversion,” IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 48, No. 3, pp. 255-271, IEEE (Mar. 2002).
Lin et al., “A Bandpass Mismatch-Shaped Multi-Bit ΣΔ Switched-Capacitor DAC using Butterfly Shuffler,” 1999 IEEE International Solid-State Circuits Conference, 0-7803-5129-0/99, IEEE (1999).
Broadcom Corporation
Nguyen John B
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
Shuffler apparatus and related dynamic element matching... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shuffler apparatus and related dynamic element matching..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shuffler apparatus and related dynamic element matching... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3442263