Shift-register circuit

Details Shift-register circuit Shift-register circuit

2005-01-04

2005-01-04

Wambach, Margaret R. (Department: 2816)

Electrical pulse counters, pulse dividers, or shift registers: c

Shift register

Particular transfer means

C377S079000, C377S081000

Reexamination Certificate

active

06839398

ABSTRACT:
A shift-register circuit. The input circuit receives the input pulse and outputs a high-voltage level input signal when the input pulse is at high voltage level. The level shifting circuit includes a first PMOS transistor having a first gate, a first drain and a first source coupled to a first voltage VDD, a second PMOS transistor having a second gate coupled to the first drain, a second drain coupled to the first gate and a second source coupled to the first voltage VDD, a first inverse logic gate coupled to the first drain and having an output terminal, a second inverse logic gate coupled to the second drain and having an inverse output terminal coupled to the input circuit, a first NMOS transistor having a third gate coupled to the input circuit, a third drain coupled to the first drain and a third source coupled to a second voltage VSS, a second NMOS transistor having a fourth gate coupled to the second gate and a fourth drain coupled to the second drain and a fourth source coupled to the second voltage VSS. The output circuit is coupled to the output terminal for outputting the shift-register signal.

REFERENCES:
patent: 4860327 (1989-08-01), Nakagawa et al.

Affiliated with

Also associated with

Rating

Shift-register circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shift-register circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shift-register circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3438833