Shift network for dual width operands

Details Shift network for dual width operands Shift network for dual width operands

1974-06-10

1976-01-20

Malzahn, David H.

Registers

Transfer mechanism

Traveling pawl

3401725, G06F 700

Patent

active

039341321

ABSTRACT:
A shift network is provided which may operate on one full width operand or on two one-half width operands, by splitting the shift network in the middle. The shift network in the present embodiment for 96 bit full width operands is constructed in four ranks so that the first rank shifts operand bits 0, 1, 2 or 3 bit positions, the second rank shifts operand bits 0 or 4 bit positions, the third rank shifts operand bits 0, 32, 64 or 96 bit positions, and the fourth rank shifts operand bits 0, 8, 16 or 24 bit positions, all shifts dependent upon the input shift count.
The shift network is responsive to two independent shift counts and a control signal specifying the half width mode when it is desired to split the network. Each rank of the shift network is divided into an upper half and a lower half. Special logic circuits are provided to extend the sign bit for the lower half operand into the lower half of each rank when operating in the two operand mode.

REFERENCES:
patent: 3790960 (1974-02-01), Amdahl et al.
patent: 3810115 (1974-05-01), Stafford
patent: 3818203 (1974-06-01), Perlowski et al.

Affiliated with

Also associated with

Rating

Shift network for dual width operands does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shift network for dual width operands, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shift network for dual width operands will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1699851