Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
2006-11-14
2006-11-14
Potter, Roy (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S659000
Reexamination Certificate
active
07135764
ABSTRACT:
A shielded semiconductor chip carrier having a high-density external interface includes conventional printed circuit boards having plated through holes for achieving shielding of the contacts of the matrix. Two fork type connectors have molded about the distal ends thereof an annular ring of dielectric plastic material, and fork type connectors are press fit into each plated through hole, thereby locking the electrical contact within the shield formed by the plated through hole. The resulting connector provides a high-density contact matrix with each connector being electrically shielded along substantially its entire length.
REFERENCES:
patent: 5548486 (1996-08-01), Kman et al.
patent: 5575688 (1996-11-01), Crane, Jr.
patent: 5659953 (1997-08-01), Crane et al.
patent: 5696027 (1997-12-01), Crane et al.
patent: 6577003 (2003-06-01), Crane, Jr. et al.
Aries Electronics, Inc.
Casella Anthony J.
Hespos Gerald E.
Potter Roy
LandOfFree
Shielded semiconductor chip carrier having a high-density... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shielded semiconductor chip carrier having a high-density..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shielded semiconductor chip carrier having a high-density... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3657014