Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Reexamination Certificate
2001-06-20
2003-05-27
Martin, David (Department: 2841)
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
C361S816000, C361S800000, C174S034000, C174S051000
Reexamination Certificate
active
06570776
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to semiconductor chip packages and, more particularly, to structures for shielding semiconductor chip packages with enhanced mechanical reliability.
Stacked Multichip Modules (MCM's), Chip Scale Packages (CSP's) and Micro Ball Grid Arrays (&mgr;BGA's) are electronic packages that increase the density of packaged silicon by forming a package having a volume only slightly greater than the bare silicon active device. Such packages often employ the stacking of silicon dies or die/interposer structures into a single package for surface mounting on a printed circuit board (PCB). MCM's, CSP's and &mgr;BGA's are formed with silicon dies wirebonded to an organic interposer. The interposer is further connected to the PCB assembly through solder balls. Organic encapsulation is dispensed or molded over the die to provide mechanical and environmental protection for the die/interposer structure.
A conventional MCM, CSP or &mgr;BGA package is generally not significantly shielded against EMI/RFI. Shielding, when it is used, typically consists of placing a MCM, CSP or &mgr;BGA package within a metal outer shell structure. This method of shielding adds considerable volume, weight and complexity to the overall package structure.
BRIEF SUMMARY OF THE INVENTION
Implementations consistent with the present invention provide a shielding structure for a circuitry package, such as a MCM, CSP or &mgr;BGA package, through application of a coating of a metal filled polymer to surface areas of the circuitry package. Additionally, implementations consistent with the present invention may include the placement of an electrically conductive particle filled polymer gasket between the circuitry package and a conductive trace of the PCB. Implementations consistent with the present invention, thus, provide a structure for shielding a circuitry package against EMI/RFI that may enhance the mechanical integrity of the interconnection between the circuitry package and the PCB.
In accordance with the purpose of the invention as embodied and broadly described herein, a circuit shielding structure includes a circuitry package, and a layer of conductive polymer material coating at least a portion of the circuitry package.
In another implementation consistent with the present invention, a structure for interconnecting a circuitry package with a circuit board includes a conductive trace applied to the circuit board, an electrically conductive particle filled polymer gasket, and a circuitry package adhered to the electrically conductive particle filled polymer gasket, wherein the gasket is soldered to the conductive trace such that solder wicks through the gasket to a surface of the circuitry package.
In a further implementation consistent with the present invention, a method of shielding a circuitry package includes applying a layer of conductive polymer material to at least a portion of the circuitry package.
In an additional implementation consistent with the present invention, a method of interconnecting a circuitry package with a circuit board includes applying a conductive trace to the circuit board, adhering the circuitry package to an electrically conductive particle filled polymer gasket, applying solder to the conductive trace, and applying heat to the solder such that the solder wicks from the conductive trace, through the gasket, to a surface of the circuitry package.
REFERENCES:
patent: 3752899 (1973-08-01), Bakker
patent: 4518524 (1985-05-01), Stoetzer
patent: 4809135 (1989-02-01), Yerman
patent: 5255431 (1993-10-01), Burdick
patent: 5311059 (1994-05-01), Banerji et al.
patent: 5498467 (1996-03-01), Meola
patent: 5612576 (1997-03-01), Wilson et al.
patent: 5886413 (1999-03-01), Knott et al.
patent: 5910524 (1999-06-01), Kalinoski
patent: 6210789 (2001-04-01), Hanrahan
patent: 6235986 (2001-05-01), Reis et al.
MacDonald, Jr. James D.
Marcinkiewicz Walter M.
Bui Hung
Ericsson Inc.
Harrity & Snyder L.L.P.
Martin David
LandOfFree
Shielded electronics package structure with enhanced... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shielded electronics package structure with enhanced..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shielded electronics package structure with enhanced... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3012427