Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2008-11-26
2009-11-03
Williams, Howard (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
Reexamination Certificate
active
07612701
ABSTRACT:
A mechanism for discharging parasitic capacitance at an input of an operational amplifier, which is shared between two stages of a pipelined analog-to-digital converter and/or two channels of signal processing circuitry, before the amplifier configuration of the stages/channels is switched. The discharging act occurs when a short reset pulse is generated between two clock phases. The short reset pulse is applied to a switch connected to the operational amplifier input. When the reset pulse closes the switch, a discharge path is created and any parasitic capacitance at the operational amplifier input is discharged through the path. The discharging of the parasitic capacitance substantially mitigates the memory effect and the problems associated with the memory effect.
REFERENCES:
patent: 5764176 (1998-06-01), Ginetti
patent: 6133864 (2000-10-01), Sabatini
patent: 6437608 (2002-08-01), Miyabe et al.
patent: 6469652 (2002-10-01), Aude
patent: 6784824 (2004-08-01), Quinn
patent: 6870495 (2005-03-01), Zadeh et al.
patent: 6946987 (2005-09-01), Van Blerkom et al.
patent: 6954169 (2005-10-01), Min
patent: 6956519 (2005-10-01), Huang et al.
patent: 6965258 (2005-11-01), Bogner
patent: 7106240 (2006-09-01), Cringean
patent: 2005/0140537 (2005-06-01), Waltari
patent: 2006/0044172 (2006-03-01), Sasaki et al.
patent: 2006/0125674 (2006-06-01), Tadeparthy et al.
patent: 2006/0187329 (2006-08-01), Panicacci
Ray et al.; A Low Power 10 bit 80 MSPS Pipelined ADC in Digital CMOS Process; IEEE 2002 45th Midwest Sysmposium on Circuits and Systems; Aug. 2002; pp. 579-582.
Nagaraj, K. et al. A 250-mW, *-b, 52-Msamples/s Parallel-Pipelined A/D Converter with Reduced No of Amplifiers; IEEE Jorunal of Solid State Circuits, vol. 32, No. 3, Mar. 1997, pp. 312-320.
Ray et al., “A Low Power 10 bit 80 MSPS Pipelined ADC in Digital CMOS Process”, IEEE 2002 45th Midwest Symposium on Circuits and Systems; Aug. 2002; pp. 579-582.
Nagaraj, K., et al., “A 250-mW, *b, 52-Msamples/s Parallel-Pipelined A/D Converter with Reduced Number of Amplifiers”; IEEE Journal of Solid State Circuits, vol. 32, No. 3, Mar. 1997, pp. 312-320.
K. Nagaraj, et al., “A 250-mW, 8-b, 52-Msamples/s Parallel-Pipelined A/D Converter with Reduced Number of Amplifiers,” IEEE Journal of Solid-State Circuits, vol. 32, No. 3, Mar. 1997.
B. Min, et al., “A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC,” IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003.
Byung-Moo Min et al., A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC, IEEE Journal of Solid-State Circuits, Dec. 2003, vol. 38, Issue: 12, pp. 2031-2039.
Barna Sandor L.
Cho Kwang-Bo
Cho Tae-hee
Lee Chiajen
Lever Andrew M.
Aptina Imaging Corporation
Dickstein & Shapiro LLP
Williams Howard
LandOfFree
Sharing operational amplifier between two stages of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sharing operational amplifier between two stages of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sharing operational amplifier between two stages of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4094509