Electrical computers and digital processing systems: processing – Processing architecture – Superscalar
Patent
1997-12-18
1999-09-14
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing architecture
Superscalar
712 28, 712 31, G06F 1500
Patent
active
059516712
ABSTRACT:
A multiprocessor system capable of sharing instruction predecode information is disclosed. By storing predecode information as it is calculated, and then allowing other processors in the system to access the information, subsequent prefetches of instructions are made without repeating predecode calculations. The multiprocessor system may comprise a bus connecting at least two microprocessors together. The microprocessors may be configured to generate predecode information for a plurality of instructions and then share the predecode information with other microprocessors coupled to the bus. The predecode information may be stored in a single storage location or in multiple locations, and the information may be stored internally within the microprocessors or externally. The microprocessors in the system may be configured to search for predecode information corresponding to instructions being accessed. The predecode information may comprise start and end bits, functional bits, valid masks, or other data related to alignment and decode of instructions. A method for sharing predecode information among a plurality of processors is also disclosed. The method comprises loading a set of instruction bytes into a microprocessor and generating predecode information. The predecode information is then stored. The predecode information may be used the next time the set of instruction bytes is accessed by another microprocessor in the system.
REFERENCES:
patent: 4747043 (1988-05-01), Rodman
patent: 4942519 (1990-07-01), Nakayama
patent: 5214769 (1993-05-01), Uchida et al.
patent: 5265004 (1993-11-01), Schultz et al.
patent: 5748978 (1998-05-01), Narayan et al.
patent: 5751981 (1998-05-01), Witt et al.
patent: 5752264 (1998-05-01), Blake et al.
patent: 5819067 (1998-10-01), Lynch
Advanced Micro Devices , Inc.
An Meng-Ai T.
Kivlin B. Noel
Monestime Mackly
LandOfFree
Sharing instruction predecode information in a multiprocessor sy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sharing instruction predecode information in a multiprocessor sy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sharing instruction predecode information in a multiprocessor sy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1505821