Shared memory bus system for arbitrating access control among co

Details Shared memory bus system for arbitrating access control among co Shared memory bus system for arbitrating access control among co

1988-08-11

1991-01-22

Williams, Jr., Archie E.

Boots, shoes, and leggings

3642281, 3642292, 3642301, 3642302, 3642383, 3642401, 3642405, 3642409, 3642412, 36424231, 3642426, 3642427, 36424291, 36424292, 36424691, G06F 1312, G06F 1318, G06F 1326, G06F 1336

Patent

active

049875299

ABSTRACT:
An arbitration system for a shared address, data and control bus provides burst mode operations for transferring data between a peripheral device and memory via a bus master. The arbitration system is responsive to high priority bus activities, such as memory refresh cycles and DMA cycles to temporarily transfer control of the shared bus from the bus master to a circuit controlling the high priority activity. After the high priority activity is completed, the arbitration system returns control of the shared bus to the bus master so that the associated peripheral device may continue operating in the burst mode. This transfer of control occurs without requiring the time overhead of arbitrating priority between bus masters having active bus requests. The arbitration system further includes timing circuits to assure that a bus master transferring data in the burst mode does not retain control of the shared bus for an excessive amount of time.

REFERENCES:
patent: 4205373 (1980-05-01), Shah et al.
patent: 4236203 (1980-11-01), Curley et al.
patent: 4245301 (1981-01-01), Rokutanada et al.
patent: 4263648 (1981-04-01), Stafford et al.
patent: 4287560 (1981-09-01), Forbes et al.
patent: 4293908 (1981-10-01), Bradley et al.
patent: 4315308 (1982-02-01), Jackson
patent: 4317169 (1982-02-01), Panepinto, Jr. et al.
patent: 4528626 (1985-07-01), Dean et al.
patent: 4558412 (1985-12-01), Inoshita et al.
patent: 4604683 (1986-08-01), Russ et al.
patent: 4635192 (1987-01-01), Ceccon et al.
patent: 4648029 (1987-03-01), Cooper et al.
patent: 4669079 (1987-05-01), Blum
patent: 4688166 (1987-08-01), Schneider
patent: 4695948 (1987-09-01), Blevins et al.
patent: 4703420 (1987-10-01), Irwin
patent: 4716523 (1987-12-01), Burrus, Jr. et al.
patent: 4719569 (1988-01-01), Ludemann et al.
patent: 4760515 (1988-07-01), Malmquist et al.
patent: 4777591 (1988-10-01), Chang et al.
patent: 4870704 (1989-09-01), Matelan et al.
patent: 4908749 (1990-03-01), Marschall et al.
Ciro Cornejo, et al., "Comparing IBM's Micro Channel and Apple's NuBus," BYTE, Extra Edition, 1987, pp. 83-91.

Affiliated with

Also associated with

Rating

Shared memory bus system for arbitrating access control among co does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shared memory bus system for arbitrating access control among co, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared memory bus system for arbitrating access control among co will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1558832