Shared bootstrap circuit

Details Shared bootstrap circuit Shared bootstrap circuit

1996-05-31

1998-08-11

Saras, Steven

Computer graphics processing and selective visual display system

Computer graphic processing system

Plural graphics processors

36523003, G09G 500, G11C 800

Patent

active

057933839

ABSTRACT:
A memory device according to the invention includes at least first and second memory arrays having a number of word lines. Each of the word lines are coupled to a shared word line bootstrap circuit so that every word line from the first array shares a bootstrap circuit with a word line from the second array.

REFERENCES:
patent: 4570239 (1986-02-01), Carter et al.
patent: 4982372 (1991-01-01), Matsuo
patent: 5097441 (1992-03-01), Cho et al.
patent: 5265050 (1993-11-01), McLaury
patent: 5276650 (1994-01-01), Kubota
patent: 5285407 (1994-02-01), Zagar et al.
patent: 5327026 (1994-07-01), Hardee et al.
patent: 5363339 (1994-11-01), Fujita
patent: 5428577 (1995-06-01), Yumitori et al.
patent: 5517456 (1996-05-01), Chishiki
patent: 5689473 (1997-11-01), Toda

Affiliated with

Also associated with

Rating

Shared bootstrap circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Shared bootstrap circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shared bootstrap circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-393734