Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2006-11-28
2006-11-28
Fourson, George R. (Department: 2823)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S437000, C438S443000, C438S696000, C438S702000, C438S703000, C438S761000, C438S778000, C438S787000
Reexamination Certificate
active
07141485
ABSTRACT:
A method for reducing sidewall capacitance by 25% or more in an STI structure is described. A conformal barrier layer is deposited on sloped sidewalls in a shallow trench within a substrate. The trench is filled with a low k dielectric material which is planarized and etched back. Next a barrier cap layer is deposited that is different than the underlying low k dielectric layer. In one embodiment, the barrier cap layer is a SiCOH material that is modified for enhanced CMP performance that yields fewer surface scratches and defects. A nitride etch stop layer and a pad oxide are removed above an active area on the substrate to afford the final STI structure. Optionally, the barrier cap layer is omitted and the low k dielectric layer extends slightly above the substrate level. Total parasitic capacitance in the resulting MOS device is reduced by 15% or more.
REFERENCES:
patent: 5702976 (1997-12-01), Schuegraf et al.
patent: 5811347 (1998-09-01), Gardner et al.
patent: 5943585 (1999-08-01), May et al.
patent: 6087705 (2000-07-01), Gardner et al.
patent: 6107187 (2000-08-01), Lao et al.
patent: 6140691 (2000-10-01), Gardner et al.
patent: 6172395 (2001-01-01), Chen et al.
patent: 6344415 (2002-02-01), Chuang et al.
patent: 6380066 (2002-04-01), See et al.
patent: 6436808 (2002-08-01), Ngo et al.
patent: 6570213 (2003-05-01), Wu
patent: 6593210 (2003-07-01), Rangarajan et al.
patent: 6624016 (2003-09-01), Wu
patent: 2001/0019152 (2001-09-01), Meguro
patent: 2002/0014677 (2002-02-01), Han et al.
Her Jaw-Kang
Hsiao Cheng
Su Ke-Wei
Fourson George R.
Garcia Joannie Adelle
Taiwan Semiconductor Manufacturing Co. Ltd.
Thomas Kayden Horstemeyer & Risley
LandOfFree
Shallow trench isolation structure with low sidewall... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Shallow trench isolation structure with low sidewall..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Shallow trench isolation structure with low sidewall... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3662568