Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Frequency or repetition rate conversion or control
Reexamination Certificate
2001-03-27
2004-01-20
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Frequency or repetition rate conversion or control
C327S039000, C327S042000, C713S501000
Reexamination Certificate
active
06680631
ABSTRACT:
FIELD OF THE INVENTION
This invention relates setting a speed of clocked circuitry.
BACKGROUND OF THE INVENTION
When laying out a computer design, and in accordance with at least one industry standard specification (PCI Local Bus Specification Rev. 2.2 published by the PCI Special Interest Group) the computer main (primary) bus over which a central processing unit (CPU) communicates with memory is frequently electronically isolated from other devices which may also from time to time wish to communicate with the CPU or memory. This isolation offers advantages such as the increased bus speed resulting from decreased parasitic capacitance, and allowing slower devices to communicate with the primary bus while not requiring that the primary bus be permanently slowed down to the speed of the slowest device (agent) on the bus.
A class of devices called bridges provides electrical isolation of a computer main bus from one or more secondary buses controlled by one or more bridges. A bridge participates in managing communication between a secondary bus and the main or primary computer bus. The bridge, in cooperation with the CPU, controls the sequencing of operations and access to the primary bus in accordance with the bus specification. An agent on a secondary bus requesting to communicate with another agent (which could either be on the same secondary bus, another secondary bus or on the primary bus) communicates this fact to the bridge controlling the secondary bus on which the requesting agent is attached. The agent asserts one or more signals requesting permission to send or receive over the primary bus. The bridge communicates with the CPU and upon receipt of the necessary acknowledgment and permission signals, allows the requesting device to access resources that reside on or beyond the primary bus through the bridge. In effect, the bridge operates as a traffic cop between the primary bus and the secondary bus. It is not necessary that the operating frequency of the secondary bus be the same as the operating frequency of the primary bus. A bus bridge typically takes care of providing any necessary synchronization between the two bus clocking domains.
Frequently, the secondary bus provides one or more slots into which circuit cards (agents) may be inserted by a user. In an open access computer system such as a personal computer with user accessible I/O expansion slots, it is generally not known at the time a particular circuit board is designed what specific peripheral cards may be inserted into the expansion slots. Circuit cards may be changed by users from time to time. Different cards may have different speed capabilities. For example, one card may have a maximum operating frequency of 66 MHz, while another card may have a maximum operating frequency of 133 MHz.) Current industry bus architecture specifications often provide a means of detecting the maximum operating speed capabilities of agents inserted into slots on the secondary bus. While this is necessary information, it is not sufficient to correctly establish the proper maximum operating frequency of the bus.
The physical loading of the secondary bus, primarily dependent upon the number of slots on a secondary bus as well as other design layout considerations, has an effect on the maximum operating frequency at which the secondary bus may operate. The greater the number of slots, generally, the lower the maximum speed at which the secondary bus is capable of operating. Simply configuring a secondary bus to be clocked at a fixed frequency equal to the maximum speed based upon physical loading alone does not take into account agents which may be inserted into slots on the secondary bus. One or more such agents may be slower than the fixed established secondary bus operating frequency, and accordingly, such agents may not operate correctly on the secondary bus under such circumstances.
For example, a two slot secondary bus may be capable of operating at speeds up to 66 MHz. Hard wiring the bus speed to 66 MHz means that slower devices, such as agents capable of operating no faster than 33 MHz, will not operate correctly. A faster card, one that is capable of running at 133 MHz, should be able to be run at the slower speed.
The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features and advantages of the invention will become apparent from the description, the drawings, and the claims.
REFERENCES:
patent: 5274337 (1993-12-01), Young et al.
patent: 5298867 (1994-03-01), Mestha
patent: 5434996 (1995-07-01), Bell
patent: 5438599 (1995-08-01), Lincoln
patent: H1489 (1995-09-01), Doan et al.
patent: 5450458 (1995-09-01), Price et al.
patent: 5774702 (1998-06-01), Mitsuishi et al.
patent: 5809291 (1998-09-01), Munoz-Bustamante et al.
patent: 5978869 (1999-11-01), Guthrie et al.
patent: 6020838 (2000-02-01), Knudsen et al.
patent: 6140850 (2000-10-01), Inoue
patent: 0 702 308 (1996-03-01), None
Fish & Richardson P.C.
Intel Corporation
Luu An T.
Wells Kenneth B.
LandOfFree
Setting the speed of clocked circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Setting the speed of clocked circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Setting the speed of clocked circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3231837