Sets and holds in virtual time logic simulation for parallel pro

Details Sets and holds in virtual time logic simulation for parallel pro Sets and holds in virtual time logic simulation for parallel pro

1994-12-30

1997-07-15

Teska, Kevin J.

Boots, shoes, and leggings

364578, G06F 9455

Patent

active

056491646

ABSTRACT:
In an event-driven, virtual time logic simulation system, user-initiated requests for setting and holding simulated logic circuit elements are accommodated during forward simulation, rollback, and advance of system global virtual time.

REFERENCES:
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4656580 (1987-04-01), Hitchcok, Sr. et al.
patent: 4862347 (1989-08-01), Rudy
patent: 4873656 (1989-10-01), Catlin
patent: 4914612 (1990-04-01), Beece et al.
patent: 4929940 (1990-05-01), Franaszek et al.
patent: 5018089 (1991-05-01), Kanazawa
patent: 5053980 (1991-10-01), Kanazawa
patent: 5068812 (1991-11-01), Schaefer et al.
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5126966 (1992-06-01), Hafeman et al.
patent: 5220512 (1993-06-01), Watkins et al.
patent: 5250943 (1993-10-01), Childs et al.
patent: 5442772 (1995-08-01), Childs et al.
patent: 5467462 (1995-11-01), Fujii
"Parallel Event-Driven Simulation", IBM Technical Disclosure Bulletin, vol. 33, No. 3A, Aug. 1990, pp. 336-339.
D.R. Jefferson, "Virtual Time", ACM Transactions on Programming Languages and systems, vol. 7, No. 3, (Jul. 1985), pp. 404-425.
Hong K. Kim and Soon M. Chung, "Parallel Logic Simulation Using Time Warp on Shared-Memory Multiprocessors", Parallel Processing, 1994 Symposium, pp. 942-948.

Affiliated with

Also associated with

Rating

Sets and holds in virtual time logic simulation for parallel pro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sets and holds in virtual time logic simulation for parallel pro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sets and holds in virtual time logic simulation for parallel pro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1499729