Set associative memory

Details Set associative memory Set associative memory

1987-06-01

1990-01-16

Shaw, Gareth D.

Boots, shoes, and leggings

3642394, 36424341, 36523003, G11C 700

Patent

active

048947709

ABSTRACT:
In a random access memory, a dynamic memory array is associated with static data buffers. Each static data buffer is connected to the memory array to receive and store a row of data from any addressed row of the array. When an address is received, it is compared with addresses stored in registers and associated with the data stored in the static buffers. Where there is a match, a controller is able to select the data buffer in which the row of data is stored for a column strobe operation without the need for a row address strobe operation. The resultant system provides for a set associative cache coupled to the dynamic memory array. Further, the comparison can be made of virtual addresses for a cache system which responds to virtual addresses.

REFERENCES:
patent: 4104719 (1978-08-01), Chu et al.
patent: 4110842 (1978-08-01), Sarkissian et al.
patent: 4156938 (1979-05-01), Proebsting et al.
patent: 4355377 (1982-10-01), Sud et al.
patent: 4542454 (1985-09-01), Brcich et al.
patent: 4577293 (1986-03-01), Matick et al.
patent: 4616310 (1986-10-01), Dill et al.
patent: 4636987 (1987-01-01), Norwood et al.
patent: 4649516 (1987-03-01), Chung et al.
patent: 4672614 (1987-06-01), Yoshida
patent: 4725945 (1988-02-01), Kronstadt et al.
James R. Goodman and Men-chow Chiang, "The Use of Static Column RAM as a Memory Hierachy," 11th Annual Symposium on Computer Architecture, Jun. 5-7, 1984, Ann Arbor, Mich., IEEE Computer Society Press, pp. 167-174.
Naoya Ohno and Katsuya Hakozaki, "Pseudo Random Access Memory System with CCD-SR and MOS RAM on a Chip," 15th IEEE Computer Society International Conference, Washington, DC, Sep. 6-9, 1977, pp. 153-156.
Stephen A. Ward and Robert C. Zak, "Static-column RAM as Virtual Cache," Massachusetts Institute of Technology (not published).
Peter Bagnall and Charles Furnweger, "CMOS 64k RAM Mates Static Speed With Dynamic Density," Electronic Design, Jul. 25, 1985, pp. 117-120, 122 and 124.
W. J. Dally, L. Chao, A. Chien, S. Hassoun, W. Horwat, J. Kaplan, P. Song, B. Totty, S. Wills, "Architecture of a Message-Driven Processor," 14th Annual Symposium on Computer Architecture, Pittsburgh, Pa., Jun. 2-5, 1987, pp. 189-196.
George Heilmeier, "Memory Technology," Electronic Engineering Times, Issue #460, Nov. 16, 1987, pp. A30-A31.

Affiliated with

Also associated with

Rating

Set associative memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Set associative memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Set associative memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1338907