Communications: electrical – Digital comparator systems
Patent
1976-09-27
1979-02-27
Pitts, Harold I.
Communications: electrical
Digital comparator systems
340166FE, G11C 700
Patent
active
041421760
ABSTRACT:
A read only memory (ROM) structure in which a plurality of enhancement and depletion transistors are organized into a series-connected NAND logic matrix. The usual metal-to-diffusion contacts required for every one or two bits, as well as interweaved power supply lines required for every two row lines in conventional NOR logic circuits are not used in the series arrangement thereby minimizing the geometry of the ROM structure. In a preferred embodiment, logical information is stored within the ROM matrix by means of silicon gate metal oxide semiconductor field effect transistors which are arranged into a matrix having a number of common gate input rows and a number of series connected output columns which correspond to selected logic combinations of the inputs. The logical content of individual memory cells within the matrix is determined by providing either enhancement mode or depletion mode MOSFET transistors as elements of the matrix.
REFERENCES:
patent: 3613055 (1971-10-01), Varadi
patent: 3728696 (1973-04-01), Polkinghorn
patent: 4006470 (1977-02-01), Mitarai
patent: 4059826 (1977-11-01), Rogers
Mostek Corporation
Mullen James J.
Pitts Harold I.
LandOfFree
Series read only memory structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Series read only memory structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Series read only memory structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-724988