Static information storage and retrieval – Analog storage systems – Resistive
Reexamination Certificate
2007-10-23
2007-10-23
Tran, Michael (Department: 2827)
Static information storage and retrieval
Analog storage systems
Resistive
C365S063000
Reexamination Certificate
active
10873112
ABSTRACT:
A memory device having memory cells in which a single access transistor controls the grounding of at least four storage elements, such as resistive storage elements, for purposes of reading the respective logical states of the storage elements. Unique sensing techniques are provided to sense the states of the storage elements. The logical states of the storage elements are decoupled from one another and are read independently.
REFERENCES:
patent: 6348365 (2002-02-01), Moore et al.
patent: 6356477 (2002-03-01), Tran
patent: 6358756 (2002-03-01), Sandhu et al.
patent: 6445612 (2002-09-01), Naji
patent: 6476753 (2002-11-01), Hansen et al.
patent: 6693824 (2004-02-01), Nahas et al.
patent: 6711052 (2004-03-01), Subramanian et al.
patent: 6757189 (2004-06-01), Hung et al.
patent: 6839269 (2005-01-01), Iwata et al.
patent: 6940748 (2005-09-01), Nejad et al.
patent: 6950334 (2005-09-01), Shimizu et al.
patent: 2001/0012228 (2001-08-01), Perner
patent: 2002/0039308 (2002-04-01), Gogl et al.
patent: 2002/0159317 (2002-10-01), Lammers et al.
patent: 2002/0176272 (2002-11-01), DeBrosse et al.
patent: 2002/0196647 (2002-12-01), Nickel
patent: 2003/0058685 (2003-03-01), Tran et al.
patent: 1426 966 (2004-09-01), None
M. Durlam, et al., “A Low Power 1Mbit MRAM based on 1T1MTJ Bit Cell Integrated With Copper Interconnects”, 2002 Symposium on VLSI Circuits Digest of Technical Papers; Mar. 2, 2002.
R. Desikan, et al., “On-Chip MRAM as a High-Bandwidth, Low-Latency Replacement for DRAM Physical Memories”, Department of Computer Sciences, Tech Report TR-02-47, University of Texas at Austin, Sep. 27, 2002.
James Daughton, Magnetoresistive Random Access Memory (MRAM), Feb. 24, 2000 (contact Arthur at daughton@nic.com).
R. Butner, “Computing Unplugged”, http://www.research.ibm.com/thinkresearch/pages/2001/20010202—mram.shtml; visited Apr. 7, 2003.
Dickstein & Shapiro LLP
Micro)n Technology, Inc.
Tran Michael
LandOfFree
Serial transistor-cell array architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial transistor-cell array architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial transistor-cell array architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3903195