Coded data generation or conversion – Digital code to digital code converters – Serial to parallel
Patent
1993-04-30
1997-07-15
Williams, Howard L.
Coded data generation or conversion
Digital code to digital code converters
Serial to parallel
375368, 370498, H03M 900
Patent
active
056487762
ABSTRACT:
A serial bit stream is first connected to two parallel bit streams using two half rate clocks. The 2-way parallel bit stream is then converted into a five-way parallel bit stream. Therefore, the clock rate of the five-way parallel bit stream is 1/5 of the clock rate of the input bit stream. The input bit stream contains a unique bit sequence or comma to identify the byte and word boundaries. The comma is detected in five way bit stream. Since the clock rate at the five-way bit stream is five times slower than at the input bit stream, substantially slower circuits which operate at lower power can be used to detect the byte boundaries. Therefore, substantially less expensive circuits can be used to adjust the byte boundaries. Quarter rate clocks in combination with two port latches can provide the same bit rate as half-rate clocks, but reduce the lifetime of CMOS circuits substantially less.
REFERENCES:
patent: 3914553 (1975-10-01), Melindo et al.
patent: 4377806 (1983-03-01), Elliott et al.
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 4775990 (1988-10-01), Kamura et al.
patent: 4827477 (1989-05-01), Avaneas
patent: 5032010 (1991-07-01), Su
patent: 5101203 (1992-03-01), Gersbach et al.
patent: 5148453 (1992-09-01), Newby et al.
patent: 5253254 (1993-10-01), Roberts et al.
patent: 5287359 (1994-02-01), Engelse
R.B. Nubling, et al. "High-Speed 8:1 Multiplexer and 1:8 Demultiplexer Implemented . . . " IEEE Journal of Solid-State Circuits, Vo. 26, No. 10, Oct. 1991, pp. 1354-1361.
D.T. Kong, "2.488 GB/S Sonet Multiplexer/Demultiplexer With Frame Detection Capability" IEEE Journal On Selected Areas in Communications, vol. 9, No. 5, Jun. 1991, pp. 726-731.
F.R. Gfeller, "GBIT/S Serialiser/Deserialiser Subsystem for GAAS Large-Scale . . . " IEEE Proceedings, vol. 136, Pt. G, No. 4., Aug., 1989, pp. 221-227.
H-M. Rein, "Multi-Gigabit-Per-Second Silicon Bipolar IC's for Future Optical-Fiber . . . " IEEE Journal of Solid-State Circuits, vol. 23, No. 3, Jun., 1988, pp. 664-675.
R.M. Chambers "Deserializer for Serial Data Links", Research Disclosure, Jul., 1985, No. 255, No. 25535.
F.D. Ferraiolo, et al. "Error Detection/Fault Isolation for a Fiber-Optic Communication . . . " IBM Tech. Discl. Bull. vol. 33, No. 12, May, 1991, pp. 38-39.
W.E. Tutt, "Parity Generated and Check Circuit", IBM Tech. Discl. Bull., vol. 25, No. 5 Oct., 1982, pp. 2695-2697.
A.X. Widmer, "Self-Starting Timing Ring Circuit", IBM Tech. Discl. Bull. vol. 35, No. 5 Oct., 1992, pp. 446-448.
R.L. Deremer, et al. "High-Speed Word Recognizer for a Serial Shift Register" IBM Tech. Discl. Bull. vol. 33, No. 5, Oct., 1990, pp. 407-410.
International Business Machines - Corporation
Morris Daniel P.
Williams Howard L.
LandOfFree
Serial-to-parallel converter using alternating latches and inter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial-to-parallel converter using alternating latches and inter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial-to-parallel converter using alternating latches and inter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1495150