Serial speed-matching buffer utilizing plurality of registers wh

Details Serial speed-matching buffer utilizing plurality of registers wh Serial speed-matching buffer utilizing plurality of registers wh

1997-01-29

1999-06-22

Lee, Thomas C.

395849, 395872, 395873, 395891, G06F 1300

Patent

active

059151285

ABSTRACT:
A serial speed-matching buffer for transferring data signals between a selectable one of multiple transferring units to one or more receiving units. The serial speed-matching buffer has a plurality of registers which may each be selectably configured in load mode to receive data signals from selectable ones of the transferring units. Data signals provided to the speed-matching buffer from a selectable one of the transferring units may be made available to the receiving unit during the next clock period. This is an improvement over a rank-of-registers speed-matching buffer which generally inflicts a delay prior to the first word of any transfer. When not conditioned in load mode, each of the registers defaults to a serial chain mode in which data signals may be received from an associated adjacent one of the registers, and wherein a predetermined one of the registers provides data signals at the receiving rate. Any register not containing valid buffered data signals is available to receive data signals from a transferring unit, thereby resulting in a design which requires fewer registers. Because the registers default to a serial chain mode when not receiving data from a selectable one of the transferring units, control logic for the buffer is simplified.

REFERENCES:
patent: 5278967 (1994-01-01), Curran
patent: 5287531 (1994-02-01), Rogers, Jr. et al.
patent: 5353404 (1994-10-01), Abe et al.
patent: 5752047 (1998-05-01), Darty et al.
patent: 5764952 (1998-06-01), Hill
patent: 5781234 (1998-07-01), David et al.
patent: 5786710 (1998-07-01), Graf

Affiliated with

Also associated with

Rating

Serial speed-matching buffer utilizing plurality of registers wh does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Serial speed-matching buffer utilizing plurality of registers wh, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial speed-matching buffer utilizing plurality of registers wh will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1714724