Pulse or digital communications – Transceivers – Loopback mode
Reexamination Certificate
1998-04-03
2001-03-13
Pham, Chi (Department: 2734)
Pulse or digital communications
Transceivers
Loopback mode
C375S224000, C714S739000, C708S252000
Reexamination Certificate
active
06201829
ABSTRACT:
FIELD OF THE INVENTION
The present invention is directed to high speed data transmission and conversion systems and, more particularly, to a system and method for self-testing a GHz transceiver operating at speed to ensure appropriate functional operation of the transceiver in accordance with fibre channel encoded data patterns.
BACKGROUND OF THE INVENTION
The past few years have seen a dramatic increase in the speed of data transmission capabilities among and between the various components of a computer system or between multiple computer systems connected together in a network configuration. Indeed, since the general acceptance of personal computer systems in the 1960's, data transmission speeds have grown with an almost power law dependence; about 1 MHz in the '60's, 10 MHz in the '70's, 100 MHz in the '80's and 1 GHz speeds being routinely achieved in the '90's.
The development of optical fibre for transmission of digital data streams has become a particular enabling technology for modern-day 1 GHz data transmission speeds and, in the computer industry, has given rise to a data transfer protocol and interface system termed Fibre-Channel. Fibre-Channel technology involves coupling various computer systems together with optical fibre or a fibre channel compatible electrically conductive (copper) cable and allows extremely rapid data transmission speeds between machines separated by relatively great distances.
However, because of the physical characteristics of Fibre-Channel-type cable, present day systems are only capable of serial-fashion data transmission (at least when only a single optical fibre or electrical cable is used to interconnect various computer systems). In contrast, computer systems are internally configured to almost universally handle data in parallel fashion on byte-multiple signal busses (8-bit, 16-bit or 32-bit buses), making it incumbent on any data transmission system to provide some means for converting a 1 GHz serial data stream into a byte or byte-multiple parallel data stream. Conversely, since the Fibre-Channel protocol contemplates two-way data transmission, computer systems that typically operate with parallel data structures must have some means for serializing a byte or byte-multiple data stream into a 1 GHz data signal suitable for serial transmission down an optical fibre or an electrically conductive (copper) cable.
Parallel data is typically synchronously serialized for high speed transmission, i.e., the sequence of 1's and 0's making up the resulting serial data stream occurs with reference to a synchronized, uniform, single-frequency serializer clock signal. Encoding and transmitting the clock signal, together with data, would necessarily require an inordinate amount of valuable serial bandwidth and reduce the overall data transmission speed of a Fibre-Channel system. Even though some small degree of self-clocking is inherent in the serial data stream, some method of evaluating the data stream must be used in order that a transceiver or serial-to-parallel data recovery system may determine how to appropriately frame the serial data stream into bytes.
In accordance with the Fibre-Channel physical and signaling interface specification, defined in ANSI X3.230-1994, information to be transmitted over a fibre wire or cable is encoded, 8 bits at a time, into a 10-bit Transmission Character which is subsequently serially transmitted by bit. Data provided over a typical computer system's parallel architecture is encoded and framed such that each data byte (8-bits from the point of view of the computer system) is formed into a Transmission Character in accordance with the Fibre-Channel 8B/10B transmission code. The resulting 8B/10B character is then transmitted as 10 sequential bits at a 1.06 GHz data rate in accordance with the interface specification. Likewise, an incoming 8B/10B encoded transmission character must be serially received at a 1.06 GHz data rate and converted (framed) into the corresponding 10-bit transmission character. The 10-bit transmission character is then further decoded into an 8-bit byte recognizable by conventional computer architectures.
Pertinent to the 8B/10B transmission coding scheme is the fact that the number of sequential 1's and 0's in the resultant serial data stream is arbitrarily limited. In accordance with the Fibre-Channel physical and signaling interface specification, there may be no more than five sequential 1's and 0's in the serial data stream. It is important to realize that this limitation is applicable to the serial data stream as a whole and not to just a transmission character. A first transmission character comprising 1110001111 and a second transmission character comprising 1111001111 would violate the 8B/10B code limitation.
The reason for this limitation becomes evident when it is realized that the serial binary data stream is commonly transmitted in a “nonreturn-to-zero” (NRZ) format as illustrated in the exemplary waveform diagram of FIG.
1
. As illustrated in the diagram, NRZ data is distinguished from “return-to-zero” (RZ) data in which the signal returns to a zero value between consecutive bits. In the NRZ case, each bit is defined by a “bit period”, indicated in
FIG. 1
as P
b
, and is statistically independent of any of the other bits. Fibre-Channel serial data is transmitted in an NRZ format because, for a given bit rate, NRZ data defines fewer transitions than RZ data making NRZ data preferable for transmission where channel or circuit bandwidth is costly. However, NRZ data comprises a particular attribute that makes the task of clock recovery difficult. Because of the relative absence of transition boundaries, NRZ data may exhibit long sequences of consecutive 1's or 0's, undifferentiated by a bit period marker, thus requiring a clock recovery circuit to “remember” the bit rate during such a sequential period. This means that in the absence of data transitions, the clock recovery circuit should not only continue to produce the clock but also incur negligible drift of the clock frequency. In order to minimize clock recovery circuit drift, the Fibre-Channel serial data stream is arbitrarily limited to five sequential bit periods comprising 1's and five sequential bit periods comprising 0's.
The most common clock recovery circuit is a phase-lock loop, which generates or regenerates asynchronous timing reference signal from a serial data stream and provides a timing reference to a data synchronizer or deserializer in order to mark in time the anticipated occurrence of a serial data bit. In effect, a phase-lock loop generates a synchronous stream of successive timing references, each timing reference representing, for example, a bit period T
b
with which a data bit may be associated. The phase-lock loop clock recovery circuit, accordingly, is an essential component in modern day GHz transceiver systems.
The frequency of clock signals recovered by, for example, a receiver phase-lock loop, is subject to a number of variations introduced by the electronic components of such systems. Typically, the electronic components in the data path introduce some elements of phase and frequency noise which are random in nature, and, more particularly, have dramatically varying bandwidth characteristics depending on the geometric and electronic variations in modern semiconductor manufacturing process parameters. Phase-lock loops such as comprises a 1.06 GHz to 106 MHz transceiver, must take these variations into account when attempting to deal with a 1.06 GHz serial data stream. Implementations of a 1.06 GHz to 106 MHz transceiver, including suitable phase-lock loop circuitry are described in co-pending U.S. Pat. applications Ser. Nos. 08/920,524, 08/924,009 and 08/924,028, all filed on Aug. 29, 1997 and commonly owned by the Assignee of the present invention, the entire disclosures of which are expressly incorporated herein by reference.
A particular feature of phase-lock loop system used in conjunctio
Adaptec, Inc.
Martine Penilla & Kim LLP
Pham Chi
Phu Phuong
LandOfFree
Serial/parallel GHZ transceiver with pseudo-random built in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial/parallel GHZ transceiver with pseudo-random built in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial/parallel GHZ transceiver with pseudo-random built in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2445580