Coded data generation or conversion – Digital code to digital code converters – Serial to parallel
Patent
1991-10-02
1993-06-29
Logan, Sharon D.
Coded data generation or conversion
Digital code to digital code converters
Serial to parallel
377 47, H03M 700, H03K 2100
Patent
active
052238334
ABSTRACT:
A serial-parallel converting circuit comprises a four-stage shift register circuit receiving a serial data so as to shift the received serial data through the shift register in response to each clock signal, and an output register circuit coupled in parallel to respective stages of the shift register circuit so as to fetch the content of the shift register circuit in response to a frequency-divided clock supplied from a frequency dividing circuit. The frequency dividing circuit receives the clock signal through an inverter and is composed of only two D-type flipflops and one inverter. Each of the D-type flipflops has a clock input connected to receive the clock signal in common, and the D-type flipflops are connected in series to form a shifter register. A Q output of a second flipflop is connected through the inverter to a data input of a first flipflop, so that the Q output of the last flipflop generates the frequency-divided signal.
REFERENCES:
patent: 4703495 (1987-10-01), Bereznak
patent: 5020082 (1991-05-01), Takeda
Logan Sharon D.
NEC Corporation
LandOfFree
Serial-parallel converting circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial-parallel converting circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial-parallel converting circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1758701